JPS6365986B2 - - Google Patents
Info
- Publication number
- JPS6365986B2 JPS6365986B2 JP5906084A JP5906084A JPS6365986B2 JP S6365986 B2 JPS6365986 B2 JP S6365986B2 JP 5906084 A JP5906084 A JP 5906084A JP 5906084 A JP5906084 A JP 5906084A JP S6365986 B2 JPS6365986 B2 JP S6365986B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- microprogram
- request
- display
- external device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 8
- 230000010365 information processing Effects 0.000 claims description 4
- 230000003213 activating effect Effects 0.000 claims 1
- 230000000694 effects Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5906084A JPS60204054A (ja) | 1984-03-27 | 1984-03-27 | 割込制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5906084A JPS60204054A (ja) | 1984-03-27 | 1984-03-27 | 割込制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60204054A JPS60204054A (ja) | 1985-10-15 |
JPS6365986B2 true JPS6365986B2 (de) | 1988-12-19 |
Family
ID=13102424
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5906084A Granted JPS60204054A (ja) | 1984-03-27 | 1984-03-27 | 割込制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60204054A (de) |
-
1984
- 1984-03-27 JP JP5906084A patent/JPS60204054A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60204054A (ja) | 1985-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2522158B2 (ja) | マルチプロセッサシステムのプログラムデバッグ方法 | |
JPS6365986B2 (de) | ||
JPS6329868A (ja) | Dmaコントロ−ラ | |
JPH056281A (ja) | 情報処理装置 | |
JPS6336023B2 (de) | ||
JPH0552535B2 (de) | ||
KR930006555A (ko) | 가상모드에서 동작하는 인터럽트 관계 명령어를 구비한 컴퓨터 시스템 | |
JPS6148743B2 (de) | ||
JPH05165652A (ja) | タスク切替え制御方法 | |
JPS6146552A (ja) | 情報処理装置 | |
JPH0232651B2 (de) | ||
JPS62130427A (ja) | メモリリ−ド/ライト方式 | |
JP2878037B2 (ja) | プロセッサの停止方式 | |
JPS62125437A (ja) | 付加プロセツサの制御方法 | |
JPH0554141B2 (de) | ||
JPS6048770B2 (ja) | 情報処理方式 | |
JPH0462093B2 (de) | ||
JPS5942331B2 (ja) | プロセツサソウチノセイギヨホウシキ | |
JPH02148155A (ja) | 入出力処理方式 | |
JPS61131125A (ja) | 情報処理装置 | |
JPS6136253B2 (de) | ||
JPS6218073B2 (de) | ||
JPH0519174B2 (de) | ||
JPH0675789A (ja) | 情報処理装置 | |
JPH0481939A (ja) | マイクロコンピュータの制御方式 |