JPH0217874B2 - - Google Patents
Info
- Publication number
- JPH0217874B2 JPH0217874B2 JP56110189A JP11018981A JPH0217874B2 JP H0217874 B2 JPH0217874 B2 JP H0217874B2 JP 56110189 A JP56110189 A JP 56110189A JP 11018981 A JP11018981 A JP 11018981A JP H0217874 B2 JPH0217874 B2 JP H0217874B2
- Authority
- JP
- Japan
- Prior art keywords
- pair
- bit lines
- power supply
- transistor
- precharge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 20
- 230000004044 response Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 11
- 238000007599 discharging Methods 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 4
- 230000002411 adverse Effects 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Landscapes
- Static Random-Access Memory (AREA)
- Dram (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56110189A JPS5812193A (ja) | 1981-07-15 | 1981-07-15 | 半導体メモリ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56110189A JPS5812193A (ja) | 1981-07-15 | 1981-07-15 | 半導体メモリ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5812193A JPS5812193A (ja) | 1983-01-24 |
JPH0217874B2 true JPH0217874B2 (fr) | 1990-04-23 |
Family
ID=14529295
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56110189A Granted JPS5812193A (ja) | 1981-07-15 | 1981-07-15 | 半導体メモリ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5812193A (fr) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59155165A (ja) * | 1983-02-23 | 1984-09-04 | Toshiba Corp | 半導体記憶装置 |
JPH0715798B2 (ja) * | 1983-02-23 | 1995-02-22 | 株式会社東芝 | 半導体記憶装置 |
JPS6296085U (fr) * | 1985-12-04 | 1987-06-19 | ||
JPS62197990A (ja) * | 1986-02-25 | 1987-09-01 | Mitsubishi Electric Corp | 半導体記憶回路 |
JPH01211394A (ja) * | 1988-02-19 | 1989-08-24 | Sony Corp | メモリ装置 |
US5043945A (en) * | 1989-09-05 | 1991-08-27 | Motorola, Inc. | Memory with improved bit line and write data line equalization |
JPH07130177A (ja) * | 1993-11-02 | 1995-05-19 | Nec Corp | 半導体記憶装置 |
US6480419B2 (en) * | 2001-02-22 | 2002-11-12 | Samsung Electronics Co., Ltd. | Bit line setup and discharge circuit for programming non-volatile memory |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5522217A (en) * | 1978-07-28 | 1980-02-16 | Fujitsu Ltd | Reset circuit |
JPS5619587A (en) * | 1979-07-27 | 1981-02-24 | Nec Corp | Memory circuit |
JPS5647990A (en) * | 1979-09-21 | 1981-04-30 | Nec Corp | Memory device |
-
1981
- 1981-07-15 JP JP56110189A patent/JPS5812193A/ja active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5522217A (en) * | 1978-07-28 | 1980-02-16 | Fujitsu Ltd | Reset circuit |
JPS5619587A (en) * | 1979-07-27 | 1981-02-24 | Nec Corp | Memory circuit |
JPS5647990A (en) * | 1979-09-21 | 1981-04-30 | Nec Corp | Memory device |
Also Published As
Publication number | Publication date |
---|---|
JPS5812193A (ja) | 1983-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930010938B1 (ko) | 동작전원 전압으로써 복수의 정격 전압을 가지는 다이나믹 · 랜덤 · 액세스 · 메모리 | |
US4475178A (en) | Semiconductor regeneration/precharge device | |
EP0473360B1 (fr) | Dispositif de mémoire à semi-conducteurs | |
US4161040A (en) | Data-in amplifier for an MISFET memory device having a clamped output except during the write operation | |
KR930005639B1 (ko) | 다이나믹형 반도체기억장치 | |
JPH07130175A (ja) | 半導体記憶装置 | |
JPH0612632B2 (ja) | メモリ回路 | |
KR910006109B1 (ko) | 다이나믹 랜덤 액세스메모리에 있어서의 센스앰프 구동장치 및 센스앰프 구동방법 | |
JPS6137704B2 (fr) | ||
US5491435A (en) | Data sensing circuit with additional capacitors for eliminating parasitic capacitance difference between sensing control nodes of sense amplifier | |
JPH0366757B2 (fr) | ||
JPH0217874B2 (fr) | ||
US4110841A (en) | Level shifter and sense-refresh detector | |
JPS5810799B2 (ja) | 半導体記憶装置 | |
KR0154755B1 (ko) | 가변플레이트전압 발생회로를 구비하는 반도체 메모리장치 | |
KR100244666B1 (ko) | 감지 증폭기 구동 회로 | |
JPH07105142B2 (ja) | 高速センシング装置を具備した半導体メモリー装置 | |
JPS5954094A (ja) | 半導体記憶装置 | |
JPH0217872B2 (fr) | ||
JPS6149760B2 (fr) | ||
EP0318094B1 (fr) | Circuit de mémorisation intégré à réglage interne de la tension d'alimentation | |
JP3094913B2 (ja) | 半導体回路 | |
TW200404291A (en) | Semiconductor memory apparatus | |
JP2555156B2 (ja) | ダイナミックram | |
JPH04353693A (ja) | 半導体記憶装置 |