JPH0215145B2 - - Google Patents
Info
- Publication number
- JPH0215145B2 JPH0215145B2 JP57223160A JP22316082A JPH0215145B2 JP H0215145 B2 JPH0215145 B2 JP H0215145B2 JP 57223160 A JP57223160 A JP 57223160A JP 22316082 A JP22316082 A JP 22316082A JP H0215145 B2 JPH0215145 B2 JP H0215145B2
- Authority
- JP
- Japan
- Prior art keywords
- microprocessor
- output
- input
- polling
- flag
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22316082A JPS59122041A (ja) | 1982-12-20 | 1982-12-20 | ポーリング方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22316082A JPS59122041A (ja) | 1982-12-20 | 1982-12-20 | ポーリング方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59122041A JPS59122041A (ja) | 1984-07-14 |
| JPH0215145B2 true JPH0215145B2 (enExample) | 1990-04-11 |
Family
ID=16793728
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22316082A Granted JPS59122041A (ja) | 1982-12-20 | 1982-12-20 | ポーリング方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59122041A (enExample) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5652949A (en) * | 1979-10-05 | 1981-05-12 | Hitachi Ltd | Interruption control method |
| JPS57141158A (en) * | 1981-02-26 | 1982-09-01 | Fujitsu Ltd | Communication control system |
| JPS57185746A (en) * | 1981-05-11 | 1982-11-16 | Nec Corp | Information collecting system for slave station |
-
1982
- 1982-12-20 JP JP22316082A patent/JPS59122041A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59122041A (ja) | 1984-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6813732B2 (en) | Trace circuit | |
| CN110045782B (zh) | 一种数据读写同步电路及数据读写方法 | |
| JPH0215145B2 (enExample) | ||
| US6463551B1 (en) | Debug circuit and microcomputer incorporating debug circuit | |
| JPH06197009A (ja) | 出力ラッチ機能付カウンタ | |
| JPH04323755A (ja) | Dma装置 | |
| JP2595707B2 (ja) | メモリ装置 | |
| JPS59178667A (ja) | メモリ装置 | |
| SU1520530A1 (ru) | Устройство дл сопр жени ЭВМ с каналом св зи | |
| JP2521535B2 (ja) | デ―タ転送回路 | |
| JPH01147648A (ja) | データ記憶装置 | |
| JP2002182973A (ja) | メモリインターフェースおよびその信号処理方法 | |
| JPS6316329A (ja) | 演算装置のデ−タ送出回路 | |
| KR900003621Y1 (ko) | 상이한 프로세서간의 데이터 교환장치 | |
| JP2994906B2 (ja) | データ受信回路 | |
| JPH01109425A (ja) | Fifoメモリ | |
| JPH04353922A (ja) | データ変換方法 | |
| JPH06197010A (ja) | 出力ラッチ機能付カウンタ | |
| JPS60111559A (ja) | ダイヤルパルス送出回路 | |
| JPH0367351A (ja) | 半導体装置 | |
| JPS6379441A (ja) | シリアルデ−タの送受信装置 | |
| JPS60118964A (ja) | インタ−フェイス回路 | |
| JPH023853A (ja) | Cpuのインタフェース方法 | |
| JPH04344554A (ja) | シリアルデータ通信装置 | |
| JPH04157526A (ja) | レジスタ回路 |