JPH0212055B2 - - Google Patents
Info
- Publication number
- JPH0212055B2 JPH0212055B2 JP56177413A JP17741381A JPH0212055B2 JP H0212055 B2 JPH0212055 B2 JP H0212055B2 JP 56177413 A JP56177413 A JP 56177413A JP 17741381 A JP17741381 A JP 17741381A JP H0212055 B2 JPH0212055 B2 JP H0212055B2
- Authority
- JP
- Japan
- Prior art keywords
- latch circuit
- transmission gate
- unit latch
- input
- racing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56177413A JPS5879328A (ja) | 1981-11-04 | 1981-11-04 | マスタ・スレ−ブ形ラツチ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56177413A JPS5879328A (ja) | 1981-11-04 | 1981-11-04 | マスタ・スレ−ブ形ラツチ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5879328A JPS5879328A (ja) | 1983-05-13 |
| JPH0212055B2 true JPH0212055B2 (enrdf_load_stackoverflow) | 1990-03-16 |
Family
ID=16030485
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56177413A Granted JPS5879328A (ja) | 1981-11-04 | 1981-11-04 | マスタ・スレ−ブ形ラツチ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5879328A (enrdf_load_stackoverflow) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60189136U (ja) * | 1984-05-28 | 1985-12-14 | 日本電気株式会社 | ラツチ回路 |
| FR2578125B1 (fr) * | 1985-02-28 | 1987-04-10 | Efcis | Bascule bistable statique en technologie cmos |
| JPH088473B2 (ja) * | 1986-05-06 | 1996-01-29 | 松下電器産業株式会社 | 相補形d形フリツプフロツプ回路 |
| ATE65352T1 (de) * | 1987-09-17 | 1991-08-15 | Siemens Ag | Synchronisier-flipflop-schaltungsanordnung. |
| JP2946658B2 (ja) * | 1990-06-29 | 1999-09-06 | 日本電気株式会社 | フリップフロップ回路 |
| US5130568A (en) * | 1990-11-05 | 1992-07-14 | Vertex Semiconductor Corporation | Scannable latch system and method |
| US5789956A (en) * | 1995-05-26 | 1998-08-04 | Texas Instruments Incorporated | Low power flip-flop |
-
1981
- 1981-11-04 JP JP56177413A patent/JPS5879328A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5879328A (ja) | 1983-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4568842A (en) | D-Latch circuit using CMOS transistors | |
| US4843254A (en) | Master-slave flip-flop circuit with three phase clocking | |
| US7825700B2 (en) | Integrated circuit comparator or amplifier | |
| US9306553B2 (en) | Voltage level shifter with a low-latency voltage boost circuit | |
| US5331322A (en) | Current cell for digital-to-analog converter | |
| US6573775B2 (en) | Integrated circuit flip-flops that utilize master and slave latched sense amplifiers | |
| TWI401890B (zh) | 電壓位準轉換電路 | |
| JPH0212055B2 (enrdf_load_stackoverflow) | ||
| US4472645A (en) | Clock circuit for generating non-overlapping pulses | |
| JPS6394714A (ja) | 制御パルス信号発生回路 | |
| JPH10190416A (ja) | フリップフロップ回路 | |
| GB2570805A (en) | Interface circuit | |
| US6084456A (en) | Schmidt trigger circuit | |
| JPH03192915A (ja) | フリップフロップ | |
| JP2001068978A (ja) | レベルシフタ回路 | |
| US10886904B1 (en) | Area-efficient non-overlapping signal generator | |
| JPH07202131A (ja) | 半導体集積回路 | |
| JPH04151912A (ja) | 分周回路 | |
| JPH04245713A (ja) | フリップフロップ回路 | |
| JPH0338917A (ja) | インバータ回路 | |
| JPH066623Y2 (ja) | シユミツト回路 | |
| KR0163774B1 (ko) | 높은 동기성을 갖는 위상차 회로 | |
| KR100476868B1 (ko) | 고속동작이가능한d플립플롭 | |
| JP2745697B2 (ja) | 半導体集積回路 | |
| JPH01144817A (ja) | 相補型半導体集積回路 |