JPH0120781B2 - - Google Patents

Info

Publication number
JPH0120781B2
JPH0120781B2 JP4350084A JP4350084A JPH0120781B2 JP H0120781 B2 JPH0120781 B2 JP H0120781B2 JP 4350084 A JP4350084 A JP 4350084A JP 4350084 A JP4350084 A JP 4350084A JP H0120781 B2 JPH0120781 B2 JP H0120781B2
Authority
JP
Japan
Prior art keywords
memory
byte
signal
bus
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP4350084A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60189052A (ja
Inventor
Nobuo Karaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP4350084A priority Critical patent/JPS60189052A/ja
Publication of JPS60189052A publication Critical patent/JPS60189052A/ja
Publication of JPH0120781B2 publication Critical patent/JPH0120781B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/285—Halt processor DMA
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
JP4350084A 1984-03-07 1984-03-07 メモリアクセス制御装置 Granted JPS60189052A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4350084A JPS60189052A (ja) 1984-03-07 1984-03-07 メモリアクセス制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4350084A JPS60189052A (ja) 1984-03-07 1984-03-07 メモリアクセス制御装置

Publications (2)

Publication Number Publication Date
JPS60189052A JPS60189052A (ja) 1985-09-26
JPH0120781B2 true JPH0120781B2 (enrdf_load_html_response) 1989-04-18

Family

ID=12665432

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4350084A Granted JPS60189052A (ja) 1984-03-07 1984-03-07 メモリアクセス制御装置

Country Status (1)

Country Link
JP (1) JPS60189052A (enrdf_load_html_response)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4788693A (en) * 1985-09-30 1988-11-29 American Telephone And Telegraph Company, At&T Bell Laboratories Data communication replicator
JPS62276655A (ja) * 1986-05-26 1987-12-01 Pfu Ltd Ｄｍａ転送方式

Also Published As

Publication number Publication date
JPS60189052A (ja) 1985-09-26

Similar Documents

Publication Publication Date Title
JP3418968B2 (ja) Ｓｄｒａｍを使用した高性能高帯域幅メモリおよびシステム
US5146572A (en) Multiple data format interface
JPH0146946B2 (enrdf_load_html_response)
JP3384770B2 (ja) コマンド・スタッキングを有する高帯域幅で狭い入出力のメモリ装置
JPH0120781B2 (enrdf_load_html_response)
US6483753B1 (en) Endianess independent memory interface
JPH0447920B2 (enrdf_load_html_response)
JPS6326753A (ja) メモリ−バス制御方法
JPH02123594A (ja) ２ポートｒａｍ
EP0568678B1 (en) Device for transmission of data
JPS6217879Y2 (enrdf_load_html_response)
JPH11232180A (ja) データ処理装置
JPS59135684A (ja) バツフアメモリ間のデ−タバイパス方式
JPS61288261A (ja) マルチプロセツサ・システム
JPH02211571A (ja) 情報処理装置
JPH0642266B2 (ja) メモリアクセス回路
JPH039453A (ja) データ転送制御装置
JPS6381689A (ja) 半導体記憶装置
JPS63217458A (ja) ダイレクトメモリアクセス方式
JPH0638249B2 (ja) マイクロコンピュータ
JPH02255931A (ja) 共有メモリシステム
JPS63201810A (ja) 情報処理システムの時刻方式
JPH024024B2 (enrdf_load_html_response)
JPS61237158A (ja) 共有メモリ装置
JPH0223451A (ja) Ｄｍａ転送方式

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term