JPH0117617B2 - - Google Patents
Info
- Publication number
- JPH0117617B2 JPH0117617B2 JP20519081A JP20519081A JPH0117617B2 JP H0117617 B2 JPH0117617 B2 JP H0117617B2 JP 20519081 A JP20519081 A JP 20519081A JP 20519081 A JP20519081 A JP 20519081A JP H0117617 B2 JPH0117617 B2 JP H0117617B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- data
- input
- clock
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000005070 sampling Methods 0.000 claims description 28
- 238000006243 chemical reaction Methods 0.000 claims description 17
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 7
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 7
- 102100040856 Dual specificity protein kinase CLK3 Human genes 0.000 description 5
- 101000749304 Homo sapiens Dual specificity protein kinase CLK3 Proteins 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000010355 oscillation Effects 0.000 description 4
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 2
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/05—Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20519081A JPS58106927A (ja) | 1981-12-21 | 1981-12-21 | デ−タの標本化速度変換回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20519081A JPS58106927A (ja) | 1981-12-21 | 1981-12-21 | デ−タの標本化速度変換回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58106927A JPS58106927A (ja) | 1983-06-25 |
JPH0117617B2 true JPH0117617B2 (ko) | 1989-03-31 |
Family
ID=16502889
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20519081A Granted JPS58106927A (ja) | 1981-12-21 | 1981-12-21 | デ−タの標本化速度変換回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58106927A (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0783234B2 (ja) * | 1984-05-30 | 1995-09-06 | 株式会社日立製作所 | デイジタルフイルタ |
JPH0773185B2 (ja) * | 1989-04-20 | 1995-08-02 | 株式会社富士通ゼネラル | 標本化周波数変換装置 |
-
1981
- 1981-12-21 JP JP20519081A patent/JPS58106927A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58106927A (ja) | 1983-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0642619B2 (ja) | 補間的時間−離散フイルタ装置 | |
JPH04227122A (ja) | ディジタルクロック変換回路 | |
US4876704A (en) | Logic integrated circuit for scan path system | |
JPH0775343B2 (ja) | 同期検出回路及び方法 | |
JPH07101847B2 (ja) | デジタルフェイズロックドループ装置 | |
JPH0117617B2 (ko) | ||
JP3354597B2 (ja) | カウンタ回路およびその応用回路 | |
JPH0421218B2 (ko) | ||
US5680133A (en) | Analog-to-digital converter | |
JPH0117618B2 (ko) | ||
EP4037192A1 (en) | Coarse-fine counting architecture for a vco-adc based on interlocked binary asynchronous counters | |
JP2715438B2 (ja) | サンプリング周波数変換装置及び方法 | |
JPS6376640A (ja) | 調歩同期信号受信回路 | |
JPH0477134A (ja) | 多重信号分離回路 | |
JPH0210619B2 (ko) | ||
JP2736351B2 (ja) | 多重分離回路 | |
JP2946863B2 (ja) | パリティ計数回路 | |
KR950004542Y1 (ko) | 서브코드 인터페이스 회로 | |
JPS589455A (ja) | ジツタ抑圧用位相制御回路 | |
JPH0421393B2 (ko) | ||
JP2559791Y2 (ja) | クロック発生回路 | |
JP2734287B2 (ja) | サンプリングクロック情報生成回路 | |
JPH06196966A (ja) | 移動平均フィルタ | |
JPS5851616A (ja) | 直並列変換方式 | |
JPH06176499A (ja) | 信号処理回路 |