JPH0117617B2 - - Google Patents

Info

Publication number
JPH0117617B2
JPH0117617B2 JP20519081A JP20519081A JPH0117617B2 JP H0117617 B2 JPH0117617 B2 JP H0117617B2 JP 20519081 A JP20519081 A JP 20519081A JP 20519081 A JP20519081 A JP 20519081A JP H0117617 B2 JPH0117617 B2 JP H0117617B2
Authority
JP
Japan
Prior art keywords
circuit
data
input
clock
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP20519081A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58106927A (ja
Inventor
Kiichi Matsuda
Takeshi Okazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP20519081A priority Critical patent/JPS58106927A/ja
Publication of JPS58106927A publication Critical patent/JPS58106927A/ja
Publication of JPH0117617B2 publication Critical patent/JPH0117617B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/05Electric or magnetic storage of signals before transmitting or retransmitting for changing the transmission rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
JP20519081A 1981-12-21 1981-12-21 デ−タの標本化速度変換回路 Granted JPS58106927A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20519081A JPS58106927A (ja) 1981-12-21 1981-12-21 デ−タの標本化速度変換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20519081A JPS58106927A (ja) 1981-12-21 1981-12-21 デ−タの標本化速度変換回路

Publications (2)

Publication Number Publication Date
JPS58106927A JPS58106927A (ja) 1983-06-25
JPH0117617B2 true JPH0117617B2 (ko) 1989-03-31

Family

ID=16502889

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20519081A Granted JPS58106927A (ja) 1981-12-21 1981-12-21 デ−タの標本化速度変換回路

Country Status (1)

Country Link
JP (1) JPS58106927A (ko)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0783234B2 (ja) * 1984-05-30 1995-09-06 株式会社日立製作所 デイジタルフイルタ
JPH0773185B2 (ja) * 1989-04-20 1995-08-02 株式会社富士通ゼネラル 標本化周波数変換装置

Also Published As

Publication number Publication date
JPS58106927A (ja) 1983-06-25

Similar Documents

Publication Publication Date Title
JPH0642619B2 (ja) 補間的時間−離散フイルタ装置
JPH04227122A (ja) ディジタルクロック変換回路
US4876704A (en) Logic integrated circuit for scan path system
JPH0775343B2 (ja) 同期検出回路及び方法
JPH07101847B2 (ja) デジタルフェイズロックドループ装置
JPH0117617B2 (ko)
JP3354597B2 (ja) カウンタ回路およびその応用回路
JPH0421218B2 (ko)
US5680133A (en) Analog-to-digital converter
JPH0117618B2 (ko)
EP4037192A1 (en) Coarse-fine counting architecture for a vco-adc based on interlocked binary asynchronous counters
JP2715438B2 (ja) サンプリング周波数変換装置及び方法
JPS6376640A (ja) 調歩同期信号受信回路
JPH0477134A (ja) 多重信号分離回路
JPH0210619B2 (ko)
JP2736351B2 (ja) 多重分離回路
JP2946863B2 (ja) パリティ計数回路
KR950004542Y1 (ko) 서브코드 인터페이스 회로
JPS589455A (ja) ジツタ抑圧用位相制御回路
JPH0421393B2 (ko)
JP2559791Y2 (ja) クロック発生回路
JP2734287B2 (ja) サンプリングクロック情報生成回路
JPH06196966A (ja) 移動平均フィルタ
JPS5851616A (ja) 直並列変換方式
JPH06176499A (ja) 信号処理回路