JPH0115900B2 - - Google Patents

Info

Publication number
JPH0115900B2
JPH0115900B2 JP55083895A JP8389580A JPH0115900B2 JP H0115900 B2 JPH0115900 B2 JP H0115900B2 JP 55083895 A JP55083895 A JP 55083895A JP 8389580 A JP8389580 A JP 8389580A JP H0115900 B2 JPH0115900 B2 JP H0115900B2
Authority
JP
Japan
Prior art keywords
register
read
signal
data
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55083895A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5710853A (en
Inventor
Toshihiko Watari
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP8389580A priority Critical patent/JPS5710853A/ja
Publication of JPS5710853A publication Critical patent/JPS5710853A/ja
Publication of JPH0115900B2 publication Critical patent/JPH0115900B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
JP8389580A 1980-06-23 1980-06-23 Memory device Granted JPS5710853A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8389580A JPS5710853A (en) 1980-06-23 1980-06-23 Memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8389580A JPS5710853A (en) 1980-06-23 1980-06-23 Memory device

Publications (2)

Publication Number Publication Date
JPS5710853A JPS5710853A (en) 1982-01-20
JPH0115900B2 true JPH0115900B2 (de) 1989-03-22

Family

ID=13815362

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8389580A Granted JPS5710853A (en) 1980-06-23 1980-06-23 Memory device

Country Status (1)

Country Link
JP (1) JPS5710853A (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4528648A (en) * 1982-07-21 1985-07-09 Sperry Corporation Memory management system
US4599708A (en) * 1983-12-30 1986-07-08 International Business Machines Corporation Method and structure for machine data storage with simultaneous write and read
JPH11193255A (ja) * 1997-12-26 1999-07-21 Mitsubishi Rayon Co Ltd 第３級ブチルアルコールの製造方法
US20150095551A1 (en) * 2013-09-30 2015-04-02 Micron Technology, Inc. Volatile memory architecutre in non-volatile memory devices and related controllers

Also Published As

Publication number Publication date
JPS5710853A (en) 1982-01-20

Similar Documents

Publication Publication Date Title
US5721840A (en) Information processing apparatus incorporating automatic SCSI ID generation
JPH0115900B2 (de)
US5345378A (en) Method and apparatus for operating a programmable controller for controlling a technical process
JPH05120135A (ja) キヤツシユ制御方式
JPH0877143A (ja) ベクトルデータ処理装置
JPH0140432B2 (de)
JP2892429B2 (ja) 入出力制御装置
JP2617621B2 (ja) 低速／高速インタフェース回路
JP3063945B2 (ja) 時分割スイッチ制御方式
JPS607529A (ja) バツフアメモリ装置
JPS6240736B2 (de)
JP2616490B2 (ja) 共有データ蓄積方式
JP2912090B2 (ja) タイムスロットインタチェンジ回路
JPH06309272A (ja) メモリアクセス方法
JPH1011356A (ja) メモリアクセスシステム
JPH01284940A (ja) メモリ制御装置
JPH0635620A (ja) 記憶装置の制御方式
JPH0250498B2 (de)
JPS5838876B2 (ja) シユメモリセイギヨホウシキ
JPH04293136A (ja) キャッシュ制御方式
JPH0460729A (ja) 情報処理装置
JPH05324458A (ja) 主記憶装置の高速ページモード検出回路
JPH0520253A (ja) データ処理装置
JPH06214939A (ja) Ｄｍａコントローラ
JPH06119236A (ja) 主記憶制御回路