JP7344707B2 - 半導体装置の作製方法 - Google Patents

半導体装置の作製方法 Download PDF

Info

Publication number
JP7344707B2
JP7344707B2 JP2019144689A JP2019144689A JP7344707B2 JP 7344707 B2 JP7344707 B2 JP 7344707B2 JP 2019144689 A JP2019144689 A JP 2019144689A JP 2019144689 A JP2019144689 A JP 2019144689A JP 7344707 B2 JP7344707 B2 JP 7344707B2
Authority
JP
Japan
Prior art keywords
layer
insulating layer
transistor
metal oxide
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019144689A
Other languages
English (en)
Japanese (ja)
Other versions
JP2020027942A (ja
JP2020027942A5 (https=
Inventor
純一 肥塚
健一 岡崎
昌孝 中田
泰靖 保坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Publication of JP2020027942A publication Critical patent/JP2020027942A/ja
Publication of JP2020027942A5 publication Critical patent/JP2020027942A5/ja
Priority to JP2023143832A priority Critical patent/JP7682962B2/ja
Application granted granted Critical
Publication of JP7344707B2 publication Critical patent/JP7344707B2/ja
Priority to JP2025081136A priority patent/JP2025118859A/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00Subject matter not provided for in other groups of this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/674Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6704Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69Inorganic materials
    • H10P14/692Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6938Inorganic materials composed of oxides, glassy oxides or oxide-based glasses the material containing at least one metal element, e.g. metal oxides, metal oxynitrides or metal oxycarbides
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90Thermal treatments, e.g. annealing or sintering
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/67Thin-film transistors [TFT]
    • H10D30/6729Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733Multi-gate TFTs
    • H10D30/6734Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Landscapes

  • Thin Film Transistor (AREA)
  • Formation Of Insulating Films (AREA)
  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Physical Deposition Of Substances That Are Components Of Semiconductor Devices (AREA)
JP2019144689A 2018-08-09 2019-08-06 半導体装置の作製方法 Active JP7344707B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2023143832A JP7682962B2 (ja) 2018-08-09 2023-09-05 半導体装置の作製方法
JP2025081136A JP2025118859A (ja) 2018-08-09 2025-05-14 半導体装置の作製方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018149954 2018-08-09
JP2018149954 2018-08-09

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2023143832A Division JP7682962B2 (ja) 2018-08-09 2023-09-05 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2020027942A JP2020027942A (ja) 2020-02-20
JP2020027942A5 JP2020027942A5 (https=) 2022-08-09
JP7344707B2 true JP7344707B2 (ja) 2023-09-14

Family

ID=69407116

Family Applications (3)

Application Number Title Priority Date Filing Date
JP2019144689A Active JP7344707B2 (ja) 2018-08-09 2019-08-06 半導体装置の作製方法
JP2023143832A Active JP7682962B2 (ja) 2018-08-09 2023-09-05 半導体装置の作製方法
JP2025081136A Pending JP2025118859A (ja) 2018-08-09 2025-05-14 半導体装置の作製方法

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2023143832A Active JP7682962B2 (ja) 2018-08-09 2023-09-05 半導体装置の作製方法
JP2025081136A Pending JP2025118859A (ja) 2018-08-09 2025-05-14 半導体装置の作製方法

Country Status (3)

Country Link
US (1) US11069796B2 (https=)
JP (3) JP7344707B2 (https=)
KR (1) KR20200018281A (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102914910B1 (ko) 2018-10-26 2026-01-21 가부시키가이샤 한도오따이 에네루기 켄큐쇼 금속 산화물의 제작 방법, 반도체 장치의 제작 방법
US11398437B2 (en) * 2019-12-13 2022-07-26 Semiconductor Components Industries, Llc Power device including metal layer
CN112002706B (zh) * 2020-08-10 2022-09-09 深圳市华星光电半导体显示技术有限公司 显示面板及其制作方法
JP2023149086A (ja) 2022-03-30 2023-10-13 株式会社ジャパンディスプレイ 半導体装置の製造方法
CN118872076A (zh) * 2022-03-30 2024-10-29 株式会社日本显示器 半导体装置及半导体装置的制造方法
JP2023149085A (ja) 2022-03-30 2023-10-13 株式会社ジャパンディスプレイ 半導体装置の製造方法
JP7464863B2 (ja) * 2022-05-31 2024-04-10 日新電機株式会社 固定電荷制御方法、薄膜トランジスタの製造方法及び薄膜トランジスタ
JP7382608B1 (ja) * 2022-05-31 2023-11-17 国立大学法人東京農工大学 固定電荷発現方法、薄膜トランジスタの製造方法及び薄膜トランジスタ
JP2025091771A (ja) * 2023-12-07 2025-06-19 日新電機株式会社 薄膜トランジスタの製造方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013128106A (ja) 2011-11-18 2013-06-27 Semiconductor Energy Lab Co Ltd 絶縁膜およびその形成方法、ならびに半導体装置およびその作製方法
JP2013175714A (ja) 2012-01-26 2013-09-05 Semiconductor Energy Lab Co Ltd 半導体装置及び半導体装置の作製方法

Family Cites Families (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011074407A1 (en) 2009-12-18 2011-06-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
JP5708910B2 (ja) 2010-03-30 2015-04-30 ソニー株式会社 薄膜トランジスタおよびその製造方法、並びに表示装置
US9490368B2 (en) * 2010-05-20 2016-11-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
WO2011145467A1 (en) 2010-05-21 2011-11-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR101938726B1 (ko) * 2010-06-11 2019-01-16 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치 및 그 제조 방법
US8883556B2 (en) 2010-12-28 2014-11-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP5917385B2 (ja) 2011-12-27 2016-05-11 株式会社半導体エネルギー研究所 半導体装置の作製方法
US9653614B2 (en) 2012-01-23 2017-05-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8956912B2 (en) 2012-01-26 2015-02-17 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9859114B2 (en) 2012-02-08 2018-01-02 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor device with an oxygen-controlling insulating layer
US9553200B2 (en) 2012-02-29 2017-01-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
CN107591316B (zh) 2012-05-31 2021-06-08 株式会社半导体能源研究所 半导体装置
JP6383616B2 (ja) * 2013-09-25 2018-08-29 株式会社半導体エネルギー研究所 半導体装置
KR102529174B1 (ko) 2013-12-27 2023-05-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US9564535B2 (en) 2014-02-28 2017-02-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic appliance including the semiconductor device, the display device, and the display module
WO2015128774A1 (en) 2014-02-28 2015-09-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the semiconductor device
US10361290B2 (en) 2014-03-14 2019-07-23 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device comprising adding oxygen to buffer film and insulating film
US9887291B2 (en) 2014-03-19 2018-02-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, display device including the semiconductor device, display module including the display device, and electronic device including the semiconductor device, the display device, or the display module
US9768315B2 (en) 2014-04-18 2017-09-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device having the same
TWI669761B (zh) 2014-05-30 2019-08-21 日商半導體能源研究所股份有限公司 半導體裝置、包括該半導體裝置的顯示裝置
TWI666776B (zh) 2014-06-20 2019-07-21 日商半導體能源研究所股份有限公司 半導體裝置以及包括該半導體裝置的顯示裝置
JP6676316B2 (ja) 2014-09-12 2020-04-08 株式会社半導体エネルギー研究所 半導体装置の作製方法
US20160155759A1 (en) 2014-11-28 2016-06-02 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the same
US9818880B2 (en) 2015-02-12 2017-11-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device including the semiconductor device
US11024725B2 (en) 2015-07-24 2021-06-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including metal oxide film
WO2017064590A1 (en) 2015-10-12 2017-04-20 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2017076788A (ja) 2015-10-12 2017-04-20 株式会社半導体エネルギー研究所 半導体装置の作製方法
US9852926B2 (en) 2015-10-20 2017-12-26 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method for semiconductor device
US10714633B2 (en) * 2015-12-15 2020-07-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and display device
US10205008B2 (en) 2016-08-03 2019-02-12 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US10692994B2 (en) 2016-12-23 2020-06-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013128106A (ja) 2011-11-18 2013-06-27 Semiconductor Energy Lab Co Ltd 絶縁膜およびその形成方法、ならびに半導体装置およびその作製方法
JP2013175714A (ja) 2012-01-26 2013-09-05 Semiconductor Energy Lab Co Ltd 半導体装置及び半導体装置の作製方法

Also Published As

Publication number Publication date
JP2020027942A (ja) 2020-02-20
JP7682962B2 (ja) 2025-05-26
JP2023168348A (ja) 2023-11-24
US20200052100A1 (en) 2020-02-13
KR20200018281A (ko) 2020-02-19
JP2025118859A (ja) 2025-08-13
US11069796B2 (en) 2021-07-20

Similar Documents

Publication Publication Date Title
JP7344707B2 (ja) 半導体装置の作製方法
JP7612791B2 (ja) 半導体装置の作製方法
JP7668404B2 (ja) 半導体装置
JP7194122B2 (ja) 半導体装置
JP7599859B2 (ja) 半導体装置
JP7397789B2 (ja) 半導体装置の作製方法
JP7462391B2 (ja) 半導体装置
JP7183184B2 (ja) 半導体装置
JP2024153634A (ja) 半導体装置
KR20240024327A (ko) 반도체 장치의 제작 방법
JP7462087B2 (ja) 半導体装置
JP2023060293A (ja) 半導体装置
WO2020089762A1 (ja) 半導体装置
WO2020074993A1 (ja) 半導体装置
JPWO2020012276A1 (ja) 半導体装置
JP7275112B2 (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220801

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220801

TRDD Decision of grant or rejection written
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20230728

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230808

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230904

R150 Certificate of patent or registration of utility model

Ref document number: 7344707

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150