JP7165967B2 - Pll回路 - Google Patents
Pll回路 Download PDFInfo
- Publication number
- JP7165967B2 JP7165967B2 JP2018189013A JP2018189013A JP7165967B2 JP 7165967 B2 JP7165967 B2 JP 7165967B2 JP 2018189013 A JP2018189013 A JP 2018189013A JP 2018189013 A JP2018189013 A JP 2018189013A JP 7165967 B2 JP7165967 B2 JP 7165967B2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- signal
- input
- oscillation signal
- controlled oscillator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000010355 oscillation Effects 0.000 claims description 116
- 239000003990 capacitor Substances 0.000 claims description 45
- 238000007599 discharging Methods 0.000 claims description 5
- 230000003247 decreasing effect Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 13
- 238000000034 method Methods 0.000 description 8
- 230000000630 rising effect Effects 0.000 description 7
- 230000005540 biological transmission Effects 0.000 description 4
- 208000032365 Electromagnetic interference Diseases 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 239000000872 buffer Substances 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 102220300875 rs1554026816 Human genes 0.000 description 1
- 102220181094 rs373609902 Human genes 0.000 description 1
- 102220162169 rs575633576 Human genes 0.000 description 1
- 102220212642 rs747431847 Human genes 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
- H03L7/0998—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator using phase interpolation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1237—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator
- H03B5/124—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance
- H03B5/1246—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device comprising means for varying the frequency of the generator the means comprising a voltage dependent capacitance the means comprising transistors used to provide a variable capacitance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/20—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising resistance and either capacitance or inductance, e.g. phase-shift oscillator
- H03B5/24—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising resistance and either capacitance or inductance, e.g. phase-shift oscillator active element in amplifier being semiconductor device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/113—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using frequency discriminator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
C15=C25=22C
C14=C24=2C
C13=C23=C
Claims (4)
- インダクタおよびキャパシタを含み、これらインダクタおよびキャパシタによる共振現象により、入力される制御電圧値に応じた周波数を有する発振信号を出力し、複数の周波数バンドのうちから何れかの周波数バンドが選択されることによって、前記周波数と前記制御電圧値との間のFV特性が可変である電圧制御発振器と、
前記電圧制御発振器から出力される発振信号または該発振信号を分周した信号を帰還発振信号として入力するとともに、周波数変調された入力信号をも入力し、これら帰還発振信号と入力信号との間の位相差を検出して、この位相差を表す位相差信号を出力する位相比較器と、
前記位相比較器から出力される位相差信号を入力して、この位相差信号が表す位相差に応じた充放電電流を出力するチャージポンプと、
前記チャージポンプから出力される充放電電流を入力し、この充放電量に応じて増減される前記制御電圧値を前記電圧制御発振器へ出力するループフィルタと、
前記電圧制御発振器において設定可能な前記複数の周波数バンドのうちの何れかの周波数バンドが選択された状態において、周波数変調された前記入力信号を入力するとともに、前記入力信号の周波数変調によって周波数が変動する前記帰還発振信号を入力し、これら帰還発振信号と入力信号との間の周波数差が閾値以下であるか否かを判定する周波数差判定部と、
前記電圧制御発振器において設定可能な前記複数の周波数バンドのうち、前記周波数差判定部により前記周波数差が前記閾値以下であると判定された周波数バンドと、前記周波数差判定部により前記周波数差が前記閾値超であると判定された周波数バンドとの境界に基づいて、前記電圧制御発振器における周波数バンドを選択して前記FV特性を調整するFV特性調整部と、
を備えるPLL回路。 - 入力される制御電圧値に基づいて設定される遅延を有する複数個の遅延素子がリング状に接続されたリングオシレータを含み、このリングオシレータの発振現象により、入力される制御電圧値に応じた周波数を有する発振信号を出力し、複数の周波数バンドのうちから何れかの周波数バンドが選択されることによって、前記周波数と前記制御電圧値との間のFV特性が可変である電圧制御発振器と、
前記電圧制御発振器から出力される発振信号または該発振信号を分周した信号を帰還発振信号として入力するとともに、周波数変調された入力信号をも入力し、これら帰還発振信号と入力信号との間の位相差を検出して、この位相差を表す位相差信号を出力する位相比較器と、
前記位相比較器から出力される位相差信号を入力して、この位相差信号が表す位相差に応じた充放電電流を出力するチャージポンプと、
前記チャージポンプから出力される充放電電流を入力し、この充放電量に応じて増減される前記制御電圧値を前記電圧制御発振器へ出力するループフィルタと、
前記電圧制御発振器において設定可能な前記複数の周波数バンドのうちの何れかの周波数バンドが選択された状態において、周波数変調された前記入力信号を入力するとともに、前記入力信号の周波数変調によって周波数が変動する前記帰還発振信号を入力し、これら帰還発振信号と入力信号との間の周波数差が閾値以下であるか否かを判定する周波数差判定部と、
前記電圧制御発振器において設定可能な前記複数の周波数バンドのうち、前記周波数差判定部により前記周波数差が前記閾値以下であると判定された周波数バンドと、前記周波数差判定部により前記周波数差が前記閾値超であると判定された周波数バンドとの境界に基づいて、前記電圧制御発振器における周波数バンドを選択して前記FV特性を調整するFV特性調整部と、
を備えるPLL回路。 - 前記FV特性調整部は、高周波側の前記境界および低周波側の前記境界の双方に基づいて、前記複数の周波数バンドのうちから何れかの周波数バンドを選択して前記FV特性を調整する、
請求項1または2に記載のPLL回路。 - 前記FV特性調整部は、高周波側の前記境界および低周波側の前記境界のうちの何れか一方に基づいて、前記複数の周波数バンドのうちから何れかの周波数バンドを選択して前記FV特性を調整する、
請求項1または2に記載のPLL回路。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018189013A JP7165967B2 (ja) | 2018-10-04 | 2018-10-04 | Pll回路 |
CN201910917509.5A CN111010171A (zh) | 2018-10-04 | 2019-09-26 | Pll电路 |
KR1020190120963A KR20200038859A (ko) | 2018-10-04 | 2019-09-30 | Pll 회로 |
TW108135666A TWI805856B (zh) | 2018-10-04 | 2019-10-02 | 鎖相迴路電路 |
US16/591,679 US11206029B2 (en) | 2018-10-04 | 2019-10-03 | PLL circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018189013A JP7165967B2 (ja) | 2018-10-04 | 2018-10-04 | Pll回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020057993A JP2020057993A (ja) | 2020-04-09 |
JP7165967B2 true JP7165967B2 (ja) | 2022-11-07 |
Family
ID=70052537
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018189013A Active JP7165967B2 (ja) | 2018-10-04 | 2018-10-04 | Pll回路 |
Country Status (5)
Country | Link |
---|---|
US (1) | US11206029B2 (ja) |
JP (1) | JP7165967B2 (ja) |
KR (1) | KR20200038859A (ja) |
CN (1) | CN111010171A (ja) |
TW (1) | TWI805856B (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109656304B (zh) * | 2018-12-13 | 2021-02-12 | 成都芯源系统有限公司 | 电流产生电路及其霍尔电路 |
CN114257238A (zh) * | 2020-09-22 | 2022-03-29 | 深圳英集芯科技股份有限公司 | 一种高精度的两相三阶环形振荡器电路的控制方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003110425A (ja) | 2001-09-27 | 2003-04-11 | Sharp Corp | 集積回路および受信装置 |
JP2004072646A (ja) | 2002-08-09 | 2004-03-04 | Sharp Corp | 検査装置、発振装置、及び検査方法 |
JP2006180428A (ja) | 2004-12-24 | 2006-07-06 | Matsushita Electric Ind Co Ltd | 位相同期回路 |
JP2008236557A (ja) | 2007-03-22 | 2008-10-02 | Toshiba Corp | 周波数シンセサイザ及びこれを用いた無線通信装置 |
JP2011211318A (ja) | 2010-03-29 | 2011-10-20 | Hitachi Ltd | 半導体装置 |
JP2015133560A (ja) | 2014-01-10 | 2015-07-23 | 株式会社メガチップス | クロック生成回路 |
JP2017199999A (ja) | 2016-04-26 | 2017-11-02 | 株式会社リコー | Pll回路、及びクロック生成回路 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3808338B2 (ja) | 2001-08-30 | 2006-08-09 | 株式会社ルネサステクノロジ | 位相同期回路 |
JP3555608B2 (ja) * | 2001-11-30 | 2004-08-18 | 日本電気株式会社 | フェイズロックドループ回路及びクロック再生回路 |
US7102446B1 (en) | 2005-02-11 | 2006-09-05 | Silicon Image, Inc. | Phase lock loop with coarse control loop having frequency lock detector and device including same |
JP5148548B2 (ja) * | 2009-04-17 | 2013-02-20 | 株式会社東芝 | デジタルpll回路及び半導体集積回路 |
US8432229B2 (en) * | 2011-04-14 | 2013-04-30 | Lsi Corporation | PVT consistent PLL incorporating multiple LCVCOs |
-
2018
- 2018-10-04 JP JP2018189013A patent/JP7165967B2/ja active Active
-
2019
- 2019-09-26 CN CN201910917509.5A patent/CN111010171A/zh active Pending
- 2019-09-30 KR KR1020190120963A patent/KR20200038859A/ko not_active Application Discontinuation
- 2019-10-02 TW TW108135666A patent/TWI805856B/zh active
- 2019-10-03 US US16/591,679 patent/US11206029B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003110425A (ja) | 2001-09-27 | 2003-04-11 | Sharp Corp | 集積回路および受信装置 |
JP2004072646A (ja) | 2002-08-09 | 2004-03-04 | Sharp Corp | 検査装置、発振装置、及び検査方法 |
JP2006180428A (ja) | 2004-12-24 | 2006-07-06 | Matsushita Electric Ind Co Ltd | 位相同期回路 |
JP2008236557A (ja) | 2007-03-22 | 2008-10-02 | Toshiba Corp | 周波数シンセサイザ及びこれを用いた無線通信装置 |
JP2011211318A (ja) | 2010-03-29 | 2011-10-20 | Hitachi Ltd | 半導体装置 |
JP2015133560A (ja) | 2014-01-10 | 2015-07-23 | 株式会社メガチップス | クロック生成回路 |
JP2017199999A (ja) | 2016-04-26 | 2017-11-02 | 株式会社リコー | Pll回路、及びクロック生成回路 |
Also Published As
Publication number | Publication date |
---|---|
US11206029B2 (en) | 2021-12-21 |
US20200112316A1 (en) | 2020-04-09 |
JP2020057993A (ja) | 2020-04-09 |
TW202030988A (zh) | 2020-08-16 |
TWI805856B (zh) | 2023-06-21 |
KR20200038859A (ko) | 2020-04-14 |
CN111010171A (zh) | 2020-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7786810B2 (en) | Phase locked loop with leakage current calibration | |
JP4630381B2 (ja) | スペクトラム拡散制御pll回路及びそのスタートアップ方法 | |
US5642082A (en) | Loop filter level detection circuit and method | |
JP2710214B2 (ja) | フェーズロックドループ回路 | |
US20230246801A1 (en) | Clock and data recovery circuit and a display apparatus having the same | |
TWI284453B (en) | Propagation delay compensation for improving the linearity and maximum frequency of tunable oscillators | |
JP7165967B2 (ja) | Pll回路 | |
US10623005B2 (en) | PLL circuit and CDR apparatus | |
CN110324036B (zh) | 时钟及数据恢复电路 | |
TWI255433B (en) | Phase locked loop with improved phase lock/unlock detection function | |
US7436264B2 (en) | Charge supply apparatus and method in frequency synthesizer | |
US20190280696A1 (en) | Clock and data recovery circuit | |
US7315218B1 (en) | Method and apparatus to center the frequency of a voltage-controlled oscillator | |
JP7224771B2 (ja) | 発振周波数校正回路及び発振周波数校正方法 | |
JP2000049597A (ja) | Pll回路 | |
TW201238255A (en) | Transceiver, voltage control oscillator thereof and control method thereof | |
CN111835344B (zh) | 锁相环电路及终端 | |
EP1538451B1 (en) | Phase -locked loop with a programmable frequency detector | |
KR20210028057A (ko) | 클락 데이터 복원 회로와 이를 포함하는 디스플레이 장치 | |
JP7104402B2 (ja) | Pll回路 | |
KR100235370B1 (ko) | 위상 동기 회로 | |
KR101546250B1 (ko) | 디지털 주파수 검출 방식의 클럭 데이터 복원 장치 | |
Lee et al. | An Anti-Harmonic-Lock Frequency Detector for Continuous-Rate Clock and Data Recovery | |
KR101599196B1 (ko) | 디지털 주파수 검출 방식의 클럭 데이터 복원 장치 | |
KR100742016B1 (ko) | 튜닝가능 발진기 및 전파 지연 보상 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210903 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220609 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220614 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220805 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20221011 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20221018 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7165967 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |