JP7142606B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP7142606B2 JP7142606B2 JP2019104238A JP2019104238A JP7142606B2 JP 7142606 B2 JP7142606 B2 JP 7142606B2 JP 2019104238 A JP2019104238 A JP 2019104238A JP 2019104238 A JP2019104238 A JP 2019104238A JP 7142606 B2 JP7142606 B2 JP 7142606B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- semiconductor device
- impurity
- insulating film
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 128
- 239000012535 impurity Substances 0.000 claims description 69
- 239000000758 substrate Substances 0.000 claims description 27
- 230000015556 catabolic process Effects 0.000 description 21
- 239000000470 constituent Substances 0.000 description 16
- 230000005684 electric field Effects 0.000 description 12
- 238000000034 method Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 8
- 230000006866 deterioration Effects 0.000 description 6
- 239000002784 hot electron Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000020169 heat generation Effects 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7398—Vertical transistors, e.g. vertical IGBT with both emitter and collector contacts in the same substrate side
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/405—Resistive arrangements, e.g. resistive or semi-insulating field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/404—Multiple field plate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
Landscapes
- Microelectronics & Electronic Packaging (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Electrodes Of Semiconductors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Thyristors (AREA)
Description
まず、本発明の実施の形態に係る半導体装置について説明する前に、これと関連する半導体装置(以下、「関連半導体装置」と記す)について説明する。以下、第1導電型はN型であり、第2導電型はP型である構成を例にして説明する。しかしながらこれに限ったものではなく、第1導電型がP型であり、第2導電型がN型であってもよい。
図3は、本発明の実施の形態1に係る半導体装置の構成を示す断面図であり、図2の断面図に対応する図である。以下、本実施の形態1に係る構成要素のうち、上述の構成要素と同じまたは類似する構成要素については同じまたは類似する参照符号を付し、異なる構成要素について主に説明する。
P-層10a,10bの形成には、例えば、50keV以下のRTP(Rapid Thermal Process)を用いた低エネルギー注入、ガスドーピング、及び、液処理などが用いられる。図8に示すように各形成方法にはメリット及びデメリットがあるから、半導体装置のスペック、製造フロー、及び、製造環境などを考慮して、いずれかの形成方法を選ぶことが好ましい。
以上のような本実施の形態1に係る半導体装置によれば、1つ以上のP-層10aと、N++層11から離間されたP-層10bと、絶縁膜4上に配設された電極6とを備える。このような構成によれば、半導体装置の耐圧を高めることができ、かつ、リーク電流を低減することができる。
図9は、本発明の実施の形態2に係る半導体装置の構成を示す断面図であり、図2の断面図に対応する図である。以下、本実施の形態2に係る構成要素のうち、上述の構成要素と同じまたは類似する構成要素については同じまたは類似する参照符号を付し、異なる構成要素について主に説明する。
以上のような本実施の形態2に係る半導体装置によれば、実施の形態1と同じ構成要素を備えるので実施の形態1と同様に、半導体装置の耐圧を高めることができ、かつ、リーク電流を低減することができる。
図10は、本発明の実施の形態3に係る半導体装置の構成を示す断面図であり、図2の断面図に対応する図である。以下、本実施の形態3に係る構成要素のうち、上述の構成要素と同じまたは類似する構成要素については同じまたは類似する参照符号を付し、異なる構成要素について主に説明する。
以上のような本実施の形態3に係る半導体装置によれば、実施の形態1と同じ構成要素を備えるので実施の形態1と同様に、半導体装置の耐圧を高めることができ、かつ、リーク電流を低減することができる。
実施の形態3では、絶縁膜4は、複数のP層9上に1つ第2開口部4bを有していた。しかしながら、絶縁膜4は、これに限ったものではなく、図12に示すように、複数のP層9上に複数の第2開口部4bをそれぞれ有していてもよい。具体的には、複数の第2開口部4bが、ホットエレクトロンが注入される、P-層10a,10bのセル部1側の端上に設けられてもよい。そして、半絶縁膜7が、複数の第2開口部4bを介して、複数のP層9と接続されてもよい。この場合でも、実施の形態3と同様にホットエレクトロンの注入による耐圧劣化を抑制することができる。
図13は、本発明の実施の形態4に係る半導体装置の構成を示す断面図であり、図2の断面図に対応する図である。以下、本実施の形態4に係る構成要素のうち、上述の構成要素と同じまたは類似する構成要素については同じまたは類似する参照符号を付し、異なる構成要素について主に説明する。
Claims (8)
- セル部と、前記セル部を囲繞する終端部とが規定された表面を有し、第1導電型を有する半導体基板と、
前記終端部のうち前記セル部と逆側の端部に、前記セル部を囲繞して配設された、前記半導体基板よりも不純物濃度が高い第1導電型を有する第1不純物層と、
前記終端部のうち前記端部以外の部分に、互いに離間しつつ、前記セル部を囲繞して配設された、第2導電型を有する複数の第2不純物層と、
前記終端部のうち前記複数の第2不純物層の間に配設された、前記第2不純物層よりも不純物濃度が低い第2導電型を有する1つ以上の第3不純物層と、
前記終端部のうち最外周の前記第2不純物層と前記第1不純物層との間に、最外周の前記第2不純物層と接続されるが、前記第1不純物層と離間された状態で配設された、前記第2不純物層よりも不純物濃度が低い第2導電型を有する第4不純物層と、
前記終端部の少なくとも一部上に配設された、前記第1不純物層上に第1開口部を有する絶縁膜と、
前記絶縁膜上に配設され、前記第1開口部を介して前記第1不純物層と接続された電極と、
半絶縁膜と
を備え、
前記第4不純物層の深さは、前記第2不純物層の深さよりも小さく、前記第4不純物層は、前記絶縁膜及び前記半絶縁膜の少なくともいずれか1つと接続されている、半導体装置。 - 請求項1に記載の半導体装置であって、
前記第1開口部周辺の前記絶縁膜上に配設された多結晶半導体膜をさらに備え、
前記電極は、前記多結晶半導体膜と接続されている、半導体装置。 - 請求項1または請求項2に記載の半導体装置であって、
前記1つ以上の第3不純物層及び前記第4不純物層の第2導電型のピークの不純物濃度が、前記第2不純物層の第2導電型のピークの不純物濃度の0.001倍以上0.1倍以下である、半導体装置。 - 請求項1から請求項3のうちのいずれか1項に記載の半導体装置であって、
前記1つ以上の第3不純物層及び前記第4不純物層の深さは、0.5μm以下である、半導体装置。 - 請求項1に記載の半導体装置であって、
最外周の前記第2不純物層の前記電極側の端と、前記電極の前記セル部側の端との間の距離は、5μm以上である、半導体装置。 - 請求項2に記載の半導体装置であって、
最外周の前記第2不純物層の前記多結晶半導体膜側の端と、前記多結晶半導体膜の前記セル部側の端との間の距離は、5μm以上である、半導体装置。 - 請求項1から請求項6のうちのいずれか1項に記載の半導体装置であって、
前記絶縁膜は、前記複数の第2不純物層上に第2開口部をさらに有し、
前記半絶縁膜は、前記第2開口部を介して前記複数の第2不純物層と接続されている、半導体装置。 - 請求項7に記載の半導体装置であって、
前記第2開口部の前記セル部側の端と、前記1つ以上の第3不純物層のうち前記セル部側の第3不純物層の前記セル部側の端との間の距離は、0より大きい、半導体装置。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019104238A JP7142606B2 (ja) | 2019-06-04 | 2019-06-04 | 半導体装置 |
US16/843,715 US11004932B2 (en) | 2019-06-04 | 2020-04-08 | Semiconductor device |
DE102020114276.5A DE102020114276A1 (de) | 2019-06-04 | 2020-05-28 | Halbleitervorrichtung |
CN202010475223.9A CN112038392B (zh) | 2019-06-04 | 2020-05-29 | 半导体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019104238A JP7142606B2 (ja) | 2019-06-04 | 2019-06-04 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020198375A JP2020198375A (ja) | 2020-12-10 |
JP7142606B2 true JP7142606B2 (ja) | 2022-09-27 |
Family
ID=73460195
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019104238A Active JP7142606B2 (ja) | 2019-06-04 | 2019-06-04 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US11004932B2 (ja) |
JP (1) | JP7142606B2 (ja) |
CN (1) | CN112038392B (ja) |
DE (1) | DE102020114276A1 (ja) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002231965A (ja) | 2001-02-01 | 2002-08-16 | Hitachi Ltd | 半導体装置 |
JP2013062518A (ja) | 2006-01-12 | 2013-04-04 | Cree Inc | 炭化ケイ素デバイス用のエッジ終端構造およびエッジ終端構造を含む炭化ケイ素デバイスの製造方法 |
JP2013125928A (ja) | 2011-12-16 | 2013-06-24 | Mitsubishi Electric Corp | 半導体装置 |
WO2013136550A1 (ja) | 2012-03-16 | 2013-09-19 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
JP2014204038A (ja) | 2013-04-08 | 2014-10-27 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
US20160093748A1 (en) | 2012-10-04 | 2016-03-31 | Cree, Inc. | Passivation for semiconductor devices |
JP2017208490A (ja) | 2016-05-19 | 2017-11-24 | ローム株式会社 | 高速ダイオード及びその製造方法 |
WO2018110556A1 (ja) | 2016-12-12 | 2018-06-21 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60102770A (ja) * | 1983-11-09 | 1985-06-06 | Toshiba Corp | 半導体装置 |
JP4326835B2 (ja) * | 2003-05-20 | 2009-09-09 | 三菱電機株式会社 | 半導体装置、半導体装置の製造方法及び半導体装置の製造プロセス評価方法 |
JP2009088385A (ja) * | 2007-10-02 | 2009-04-23 | Sanken Electric Co Ltd | 半導体装置及びその製造方法 |
JP5198030B2 (ja) * | 2007-10-22 | 2013-05-15 | 株式会社東芝 | 半導体素子 |
US7939850B2 (en) * | 2009-03-12 | 2011-05-10 | Infineon Technologies Austria Ag | Semiconductor device and method for producing a semiconductor device |
JP5391447B2 (ja) * | 2009-04-06 | 2014-01-15 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
JP5507118B2 (ja) * | 2009-05-20 | 2014-05-28 | 富士電機株式会社 | 半導体装置およびその製造方法 |
JP5543758B2 (ja) * | 2009-11-19 | 2014-07-09 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP5515922B2 (ja) * | 2010-03-24 | 2014-06-11 | 富士電機株式会社 | 半導体装置 |
CN102473599B (zh) * | 2010-05-18 | 2014-08-20 | 松下电器产业株式会社 | 半导体芯片及其制造方法 |
JP2013038329A (ja) * | 2011-08-10 | 2013-02-21 | Toshiba Corp | 半導体装置 |
CN104205334B (zh) * | 2012-03-05 | 2017-09-01 | 三菱电机株式会社 | 半导体装置 |
JP2014038937A (ja) * | 2012-08-16 | 2014-02-27 | Mitsubishi Electric Corp | 半導体装置 |
JP2014241367A (ja) * | 2013-06-12 | 2014-12-25 | 三菱電機株式会社 | 半導体素子、半導体素子の製造方法 |
CN105453250A (zh) * | 2013-08-08 | 2016-03-30 | 夏普株式会社 | 半导体元件衬底及其制造方法 |
JP2015126193A (ja) * | 2013-12-27 | 2015-07-06 | 株式会社豊田中央研究所 | 縦型半導体装置 |
JP7061948B2 (ja) * | 2018-10-23 | 2022-05-02 | 三菱電機株式会社 | 半導体装置、および、半導体装置の製造方法 |
-
2019
- 2019-06-04 JP JP2019104238A patent/JP7142606B2/ja active Active
-
2020
- 2020-04-08 US US16/843,715 patent/US11004932B2/en active Active
- 2020-05-28 DE DE102020114276.5A patent/DE102020114276A1/de active Pending
- 2020-05-29 CN CN202010475223.9A patent/CN112038392B/zh active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002231965A (ja) | 2001-02-01 | 2002-08-16 | Hitachi Ltd | 半導体装置 |
JP2013062518A (ja) | 2006-01-12 | 2013-04-04 | Cree Inc | 炭化ケイ素デバイス用のエッジ終端構造およびエッジ終端構造を含む炭化ケイ素デバイスの製造方法 |
JP2013125928A (ja) | 2011-12-16 | 2013-06-24 | Mitsubishi Electric Corp | 半導体装置 |
WO2013136550A1 (ja) | 2012-03-16 | 2013-09-19 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
US20160093748A1 (en) | 2012-10-04 | 2016-03-31 | Cree, Inc. | Passivation for semiconductor devices |
JP2014204038A (ja) | 2013-04-08 | 2014-10-27 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
JP2017208490A (ja) | 2016-05-19 | 2017-11-24 | ローム株式会社 | 高速ダイオード及びその製造方法 |
WO2018110556A1 (ja) | 2016-12-12 | 2018-06-21 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN112038392B (zh) | 2024-05-28 |
JP2020198375A (ja) | 2020-12-10 |
US11004932B2 (en) | 2021-05-11 |
DE102020114276A1 (de) | 2020-12-10 |
CN112038392A (zh) | 2020-12-04 |
US20200388673A1 (en) | 2020-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11735584B2 (en) | Semiconductor device | |
US10109725B2 (en) | Reverse-conducting semiconductor device | |
US9202940B2 (en) | Semiconductor device | |
US10651299B2 (en) | Semiconductor device | |
JP4621708B2 (ja) | 半導体装置及びその製造方法 | |
US9281392B2 (en) | Charge compensation structure and manufacturing therefor | |
JP6415749B2 (ja) | 炭化珪素半導体装置 | |
EP1394860B1 (en) | Power devices with improved breakdown voltages | |
US8912632B2 (en) | Semiconductor device | |
JP7268330B2 (ja) | 半導体装置および製造方法 | |
JP6208579B2 (ja) | 半導体装置 | |
JP2004095954A (ja) | 半導体装置 | |
US9006062B2 (en) | Method of manufacturing a semiconductor device including an edge area | |
JP2005136099A (ja) | 半導体装置 | |
US9018633B2 (en) | Semiconductor device | |
JP7290973B2 (ja) | 半導体装置 | |
KR102387574B1 (ko) | 전력 반도체 소자 | |
JP2019057573A (ja) | 半導体装置 | |
JP7142606B2 (ja) | 半導体装置 | |
US10211326B2 (en) | Vertical power component | |
GB2563110A (en) | Silicon carbide semiconductor device and manufacturing method thereof | |
JP7169459B2 (ja) | スイッチング素子 | |
TW202228284A (zh) | 半導體結構 | |
JP2023167834A (ja) | 半導体装置 | |
JP2021129027A (ja) | スイッチング素子 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210615 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220523 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220524 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220606 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220816 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220913 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7142606 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |