JP6649700B2 - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法 Download PDF

Info

Publication number
JP6649700B2
JP6649700B2 JP2015107672A JP2015107672A JP6649700B2 JP 6649700 B2 JP6649700 B2 JP 6649700B2 JP 2015107672 A JP2015107672 A JP 2015107672A JP 2015107672 A JP2015107672 A JP 2015107672A JP 6649700 B2 JP6649700 B2 JP 6649700B2
Authority
JP
Japan
Prior art keywords
electrode
voltage
conductive layer
electrodes
resistance state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015107672A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016225364A5 (https=
JP2016225364A (ja
Inventor
椎本　恒則
恒則 椎本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Semiconductor Solutions Corp
Original Assignee
Sony Semiconductor Solutions Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Semiconductor Solutions Corp filed Critical Sony Semiconductor Solutions Corp
Priority to JP2015107672A priority Critical patent/JP6649700B2/ja
Priority to PCT/JP2016/002430 priority patent/WO2016189831A1/en
Priority to US15/574,771 priority patent/US10340279B2/en
Priority to KR1020177033165A priority patent/KR20180012261A/ko
Publication of JP2016225364A publication Critical patent/JP2016225364A/ja
Publication of JP2016225364A5 publication Critical patent/JP2016225364A5/ja
Application granted granted Critical
Publication of JP6649700B2 publication Critical patent/JP6649700B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/50—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the boundary region between the core region and the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/80—Electrical treatments, e.g. for electroforming
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B20/00—Read-only memory [ROM] devices
    • H10B20/20—Programmable ROM [PROM] devices comprising field-effect components
    • H10B20/25—One-time programmable ROM [OTPROM] devices, e.g. using electrically-fusible links
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels
    • H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels
    • H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
    • H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional [3D] arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
    • H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B43/00—EEPROM devices comprising charge-trapping gate insulators
    • H10B43/50—EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/49—Adaptable interconnections, e.g. fuses or antifuses
    • H10W20/491—Antifuses, i.e. interconnections changeable from non-conductive to conductive
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series

Landscapes

  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
JP2015107672A 2015-05-27 2015-05-27 半導体装置およびその製造方法 Expired - Fee Related JP6649700B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2015107672A JP6649700B2 (ja) 2015-05-27 2015-05-27 半導体装置およびその製造方法
PCT/JP2016/002430 WO2016189831A1 (en) 2015-05-27 2016-05-18 Semiconductor device and method of manufacturing the same
US15/574,771 US10340279B2 (en) 2015-05-27 2016-05-18 Semiconductor device and method of manufacturing the same
KR1020177033165A KR20180012261A (ko) 2015-05-27 2016-05-18 반도체 디바이스 및 그 제조 방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015107672A JP6649700B2 (ja) 2015-05-27 2015-05-27 半導体装置およびその製造方法

Publications (3)

Publication Number Publication Date
JP2016225364A JP2016225364A (ja) 2016-12-28
JP2016225364A5 JP2016225364A5 (https=) 2018-07-05
JP6649700B2 true JP6649700B2 (ja) 2020-02-19

Family

ID=56113025

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015107672A Expired - Fee Related JP6649700B2 (ja) 2015-05-27 2015-05-27 半導体装置およびその製造方法

Country Status (4)

Country Link
US (1) US10340279B2 (https=)
JP (1) JP6649700B2 (https=)
KR (1) KR20180012261A (https=)
WO (1) WO2016189831A1 (https=)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019054171A (ja) 2017-09-15 2019-04-04 東芝メモリ株式会社 記憶装置
US11527473B2 (en) 2019-11-12 2022-12-13 Samsung Electronics Co., Ltd. Semiconductor memory device including capacitor
KR102825706B1 (ko) 2019-11-12 2025-06-25 삼성전자주식회사 커패시터를 포함하는 반도체 메모리 장치
WO2023011561A1 (zh) * 2021-08-06 2023-02-09 南方科技大学 存储器
EP4167702B1 (en) * 2021-10-18 2026-04-22 Samsung Electronics Co., Ltd. Non-volatile memory device
JP2023137598A (ja) * 2022-03-18 2023-09-29 キオクシア株式会社 半導体装置
CN117794233A (zh) * 2022-09-20 2024-03-29 华为技术有限公司 一种存储芯片、其操作方法及电子设备

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7420242B2 (en) * 2005-08-31 2008-09-02 Macronix International Co., Ltd. Stacked bit line dual word line nonvolatile memory
JP5091491B2 (ja) 2007-01-23 2012-12-05 株式会社東芝 不揮発性半導体記憶装置
JP2010225918A (ja) * 2009-03-24 2010-10-07 Toshiba Corp 不揮発性半導体記憶装置及びその製造方法
US8383512B2 (en) * 2011-01-19 2013-02-26 Macronix International Co., Ltd. Method for making multilayer connection structure
JP5751552B2 (ja) * 2011-03-04 2015-07-22 マクロニクス インターナショナル カンパニー リミテッド 積層した接続レベルを有する集積回路装置用マスク数の低減法
JP5550604B2 (ja) 2011-06-15 2014-07-16 株式会社東芝 三次元半導体装置及びその製造方法
KR101818975B1 (ko) * 2011-10-14 2018-03-02 삼성전자주식회사 수직형 반도체 소자의 제조 방법
JP2013187335A (ja) * 2012-03-07 2013-09-19 Toshiba Corp 半導体装置及びその製造方法
US9099538B2 (en) * 2013-09-17 2015-08-04 Macronix International Co., Ltd. Conductor with a plurality of vertical extensions for a 3D device
US8970040B1 (en) * 2013-09-26 2015-03-03 Macronix International Co., Ltd. Contact structure and forming method
JP2015076556A (ja) * 2013-10-10 2015-04-20 ソニー株式会社 メモリ装置、書込方法、読出方法
US9455265B2 (en) * 2013-11-27 2016-09-27 Macronix International Co., Ltd. Semiconductor 3D stacked structure and manufacturing method of the same

Also Published As

Publication number Publication date
WO2016189831A1 (en) 2016-12-01
KR20180012261A (ko) 2018-02-05
US20180102371A1 (en) 2018-04-12
US10340279B2 (en) 2019-07-02
JP2016225364A (ja) 2016-12-28

Similar Documents

Publication Publication Date Title
JP6649700B2 (ja) 半導体装置およびその製造方法
US10395736B2 (en) Resistive random access memory device
TWI480873B (zh) 非揮發性半導體記憶體裝置
JP4607256B2 (ja) 不揮発性記憶装置及びその書き込み方法
TWI708411B (zh) 可變電阻式記憶體
CN107393582B (zh) 多位铁电性存储器装置及其形成方法
JP6442070B2 (ja) 消去デバイアスを用いてメモリを動作させる装置、及び方法
US9966136B2 (en) Semiconductor memory device including variable resistance element
US20130256658A1 (en) Semiconductor memory device
US10388372B2 (en) 1T-1R architecture for resistive random access memory
CN107180652B (zh) 用于读取非易失性存储器器件的存储器单元的电路和方法
JP2011118998A (ja) 半導体装置
JP2010119206A (ja) チャージポンプ回路及びこれを備える半導体記憶装置
JP2022052081A (ja) 半導体記憶装置
WO2021181455A1 (ja) 半導体記憶装置及び半導体記憶装置の製造方法
CN116645984A (zh) 存储器装置中的信号产生电路系统布局
TWI292151B (en) Half density rom embedded dram
TWI815308B (zh) 記憶裝置
JP7079330B2 (ja) メモリ検知のための電荷分離
JP2005513691A6 (ja) 半記憶密度ｒｏｍ内蔵ｄｒａｍ
CN113517012A (zh) 半导体装置保护电路和相关联的方法、装置和系统
JP2012064271A (ja) 多値抵抗変化メモリ
US6903437B1 (en) Semiconductor devices, capacitor antifuses, dynamic random access memories, and cell plate bias connection methods
US20070047291A1 (en) Integrated memory circuit comprising a resistive memory element and a method for manufacturing such a memory circuit
JP2000133789A (ja) メモリ回路構造

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20160720

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20160721

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180524

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180524

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190709

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190806

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20191224

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200117

R150 Certificate of patent or registration of utility model

Ref document number: 6649700

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees