JP6599556B2 - セラミックノーリード表面実装電子デバイス用の応力抑制インターポーザ - Google Patents
セラミックノーリード表面実装電子デバイス用の応力抑制インターポーザ Download PDFInfo
- Publication number
- JP6599556B2 JP6599556B2 JP2018521614A JP2018521614A JP6599556B2 JP 6599556 B2 JP6599556 B2 JP 6599556B2 JP 2018521614 A JP2018521614 A JP 2018521614A JP 2018521614 A JP2018521614 A JP 2018521614A JP 6599556 B2 JP6599556 B2 JP 6599556B2
- Authority
- JP
- Japan
- Prior art keywords
- solder
- cavity
- electronic device
- terminal pad
- materials
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/492—Bases or plates or solder therefor
- H01L23/4924—Bases or plates or solder therefor characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49534—Multi-layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49544—Deformation absorbing parts in the lead frame plane, e.g. meanderline shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/301—Assembling printed circuits with electric components, e.g. with resistor by means of a mounting structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/3457—Solder materials or compositions; Methods of application thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0302—Properties and characteristics in general
- H05K2201/0305—Solder used for other purposes than connections between PCB or components, e.g. for filling vias or for programmable patterns
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/04—Assemblies of printed circuits
- H05K2201/049—PCB for one component, e.g. for mounting onto mother PCB
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/06—Thermal details
- H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09036—Recesses or grooves in insulating substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/094—Array of pads or lands differing from one another, e.g. in size, pitch, thickness; Using different connections on the pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10378—Interposers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10734—Ball grid array [BGA]; Bump grid array
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/04—Soldering or other types of metallurgic bonding
- H05K2203/047—Soldering with different solders, e.g. two different solders on two sides of the PCB
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Wire Bonding (AREA)
Description
Claims (20)
- 第1及び第2の電子デバイスそれぞれの第1及び第2のはんだ材料間に配置可能な応力抑制インターポーザであって、
中心部と該中心部を取り囲む周辺部とを有するプレート素子であり、面積上限を持つ第1のキャビティを前記周辺部に画成し、且つ前記面積上限よりも高い面積下限を持つ第2のキャビティを前記中心部に画成するように形成されているプレート素子と、
前記第1及び第2のはんだ材料と電気的に連通するように、それぞれ、前記第2のキャビティ内及び前記第1のキャビティ内に配置可能な第3及び第4のはんだ材料と
を有し、
前記第3のはんだ材料は、少なくとも前記第2及び第4のはんだ材料よりも柔軟であり且つ高い融点を持つ、
応力抑制インターポーザ。 - 前記プレート素子は、セラミック材料と、前記第1及び第2のキャビティの側壁上に形成された金属めっきとを有する、請求項1に記載の応力抑制インターポーザ。
- 前記プレート素子は、前記第1の電子デバイスのフットプリントと同等又はそれより僅かに大きいサイズのフットプリントを有する、請求項1に記載の応力抑制インターポーザ。
- 前記第1のはんだ材料は、共晶はんだ及び高鉛含有はんだのうちの一方を有し、前記第2及び第4のはんだ材料は共晶はんだを有し、前記第3のはんだ材料は高鉛含有はんだを有する、請求項1に記載の応力抑制インターポーザ。
- 前記第1のはんだ材料は、63Sn/37Pbはんだ及び90Pb/10Snはんだのうちの一方を有し、前記第2及び第4のはんだ材料は63Sn/37Pbはんだを有し、前記第3のはんだ材料は90Pb/10Snはんだを有する、請求項1に記載の応力抑制インターポーザ。
- 第1及び第2の電子デバイス間に配置可能な応力抑制インターポーザアセンブリであって、
前記第1及び第2の電子デバイスの各々の第1の端子パッド及び第2の端子パッドに近接して配置可能な第1及び第2のはんだ材料と、
前記第1及び第2の電子デバイスの各々の前記第1の端子パッドにそれぞれ対応するように、面積上限を持つ第1のキャビティを周辺部に画成し、且つ、前記第1及び第2の電子デバイスの各々の前記第2の端子パッドにそれぞれ対応するように、前記面積上限よりも高い面積下限を持つ第2のキャビティを中心部に画成するように形成されているプレート素子と、
前記第1及び第2のはんだ材料と電気的に連通するように、それぞれ、前記第2のキャビティ内及び前記第1のキャビティ内に配置可能な第3及び第4のはんだ材料と
を有し、
前記第3のはんだ材料は、少なくとも前記第2及び第4のはんだ材料よりも柔軟であり且つ高い融点を持つ、
応力抑制インターポーザアセンブリ。 - 前記プレート素子は、セラミック材料と、前記第1及び第2のキャビティの側壁上に形成された金属めっきとを有する、請求項6に記載の応力抑制インターポーザアセンブリ。
- 前記プレート素子は、前記第1の電子デバイスのフットプリントと同等又はそれより僅かに大きいサイズのフットプリントを有する、請求項6に記載の応力抑制インターポーザアセンブリ。
- 前記第1及び第2の電子デバイスの各々の少なくとも前記第1の端子パッドは、それぞれ異なるサイズの端子パッドを有する、請求項8に記載の応力抑制インターポーザアセンブリ。
- 前記第1のはんだ材料は、共晶はんだ及び高鉛含有はんだのうちの一方を有し、前記第2及び第4のはんだ材料は共晶はんだを有し、前記第3のはんだ材料は高鉛含有はんだを有する、請求項6に記載の応力抑制インターポーザアセンブリ。
- 前記第1のはんだ材料は、63Sn/37Pbはんだ及び90Pb/10Snはんだのうちの一方を有し、前記第2及び第4のはんだ材料は63Sn/37Pbはんだを有し、前記第3のはんだ材料は90Pb/10Snはんだを有する、請求項6に記載の応力抑制インターポーザアセンブリ。
- 第1の端子パッド及び第2の端子パッドを有する第1の電子デバイスと、
第1の端子パッド及び第2の端子パッドを有する第2の電子デバイスと、
前記第1及び第2の電子デバイスの各々の前記第1の端子パッド及び前記第2の端子パッドに近接して配置可能な第1及び第2のはんだ材料と、
前記第1及び第2の電子デバイスの各々の前記第1の端子パッドにそれぞれ対応するように、面積上限を持つ第1のキャビティを周辺部に画成し、且つ、前記第1及び第2の電子デバイスの各々の前記第2の端子パッドにそれぞれ対応するように、前記面積上限よりも高い面積下限を持つ第2のキャビティを中心部に画成するように形成されているプレート素子と、
前記第1及び第2のはんだ材料と電気的に連通するように、それぞれ、前記第2のキャビティ内及び前記第1のキャビティ内に配置可能な第3及び第4のはんだ材料と
を有し、
前記第3のはんだ材料は、少なくとも前記第2及び第4のはんだ材料よりも柔軟であり且つ高い融点を持つ、
電子機器。 - 前記プレート素子は、セラミック材料と、前記第1及び第2のキャビティの側壁上に形成された金属めっきとを有する、請求項12に記載の電子機器。
- 前記第1の電子デバイスは、クワッドフラットパックノーリード(CQFN)の表面実装デバイス(SMD)を有し、前記第2の電子デバイスはプリント配線板(PWB)を有する、請求項12に記載の電子機器。
- 前記プレート素子は、前記PWB上に前記CQFNのSMDのフットプリントと同等又はそれより僅かに大きいサイズのフットプリントを有する、請求項14に記載の電子機器。
- 前記第1及び第2の電子デバイスの各々の前記第1の端子パッドは、それぞれ異なるサイズの端子パッドを有し、前記第1のキャビティは、対応する異なるサイズのキャビティを有する、請求項12に記載の電子機器。
- 前記第1及び第2の電子デバイスの各々の前記第2の端子パッドは、それぞれ単一の大きい端子パッドを有し、前記第2のキャビティは、単一の対応する大きいキャビティを有する、請求項12に記載の電子機器。
- 前記第1のキャビティは、複数列のアレイにて配列され、前記第2のキャビティは、前記複数列のアレイの中に包囲された1つ以上の大きいキャビティを有する、請求項12に記載の電子機器。
- 前記第1のはんだ材料は、共晶はんだ及び高鉛含有はんだのうちの一方を有し、前記第2及び第4のはんだ材料は共晶はんだを有し、前記第3のはんだ材料は高鉛含有はんだを有する、請求項12に記載の電子機器。
- 前記第1のはんだ材料は、63Sn/37Pbはんだ及び90Pb/10Snはんだのうちの一方を有し、前記第2及び第4のはんだ材料は63Sn/37Pbはんだを有し、前記第3のはんだ材料は90Pb/10Snはんだを有する、請求項12に記載の電子機器。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/947,574 | 2015-11-20 | ||
US14/947,574 US9648729B1 (en) | 2015-11-20 | 2015-11-20 | Stress reduction interposer for ceramic no-lead surface mount electronic device |
PCT/US2016/062700 WO2017087762A1 (en) | 2015-11-20 | 2016-11-18 | Stress reduction interposer for ceramic no-lead surface mount electronic device |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018535551A JP2018535551A (ja) | 2018-11-29 |
JP6599556B2 true JP6599556B2 (ja) | 2019-10-30 |
Family
ID=57485947
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018521614A Active JP6599556B2 (ja) | 2015-11-20 | 2016-11-18 | セラミックノーリード表面実装電子デバイス用の応力抑制インターポーザ |
Country Status (9)
Country | Link |
---|---|
US (1) | US9648729B1 (ja) |
EP (1) | EP3378290A1 (ja) |
JP (1) | JP6599556B2 (ja) |
KR (1) | KR20180089407A (ja) |
CA (1) | CA3005349A1 (ja) |
IL (1) | IL258859B (ja) |
MX (1) | MX2018005616A (ja) |
TW (1) | TWI705542B (ja) |
WO (1) | WO2017087762A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11508669B2 (en) | 2019-08-30 | 2022-11-22 | Nxp B.V. | Method and apparatus for improved circuit structure thermal reliability on printed circuit board materials |
US11532593B2 (en) * | 2020-09-30 | 2022-12-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Embedded stress absorber in package |
CN116779584B (zh) * | 2023-08-21 | 2023-11-03 | 湖南大学 | 一种低芯片温度梯度的功率半导体模块封装结构及方法 |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5188985A (en) | 1991-03-29 | 1993-02-23 | Aegis, Inc. | Surface mount device with high thermal conductivity |
MY112145A (en) | 1994-07-11 | 2001-04-30 | Ibm | Direct attachment of heat sink attached directly to flip chip using flexible epoxy |
DE19524739A1 (de) | 1994-11-17 | 1996-05-23 | Fraunhofer Ges Forschung | Kernmetall-Lothöcker für die Flip-Chip-Technik |
JPH11163225A (ja) * | 1997-11-25 | 1999-06-18 | Ngk Spark Plug Co Ltd | 中継基板、ic実装基板と中継基板との接続体、ic実装基板と中継基板と取付基板とからなる構造体 |
USD423532S (en) | 1998-10-21 | 2000-04-25 | Ngk Spark Plug Co., Ltd. | Solder column interposer |
JP3792445B2 (ja) * | 1999-03-30 | 2006-07-05 | 日本特殊陶業株式会社 | コンデンサ付属配線基板 |
US6276593B1 (en) | 1999-07-12 | 2001-08-21 | Agere Systems Guardian Corp. | Apparatus and method for solder attachment of high powered transistors to base heatsink |
US6774315B1 (en) | 2000-05-24 | 2004-08-10 | International Business Machines Corporation | Floating interposer |
US6663399B2 (en) | 2001-01-31 | 2003-12-16 | High Connection Density, Inc. | Surface mount attachable land grid array connector and method of forming same |
TWI245402B (en) | 2002-01-07 | 2005-12-11 | Megic Corp | Rod soldering structure and manufacturing process thereof |
US7245022B2 (en) | 2003-11-25 | 2007-07-17 | International Business Machines Corporation | Semiconductor module with improved interposer structure and method for forming the same |
WO2005081312A1 (ja) | 2004-02-24 | 2005-09-01 | Ibiden Co., Ltd. | 半導体搭載用基板 |
JP4343044B2 (ja) * | 2004-06-30 | 2009-10-14 | 新光電気工業株式会社 | インターポーザ及びその製造方法並びに半導体装置 |
JP5157455B2 (ja) | 2006-01-16 | 2013-03-06 | 日本電気株式会社 | 半導体装置 |
ES2363025T3 (es) | 2006-10-27 | 2011-07-19 | Agie Charmilles Sa | Unidad de placa de circuito y procedimiento para la producción de la misma. |
JP2008283043A (ja) * | 2007-05-11 | 2008-11-20 | Toppan Printing Co Ltd | 多層配線板およびその製造方法 |
US7892441B2 (en) | 2007-06-01 | 2011-02-22 | General Dynamics Advanced Information Systems, Inc. | Method and apparatus to change solder pad size using a differential pad plating |
US7833897B2 (en) | 2007-07-17 | 2010-11-16 | International Business Machines Corporation | Process for making interconnect solder Pb-free bumps free from organo-tin/tin deposits on the wafer surface |
KR20090079595A (ko) | 2008-01-18 | 2009-07-22 | 주식회사 케이엠더블유 | 인쇄 회로 기판의 장착 방법 |
JP5107959B2 (ja) * | 2009-04-09 | 2012-12-26 | ルネサスエレクトロニクス株式会社 | 基板 |
US20100314072A1 (en) | 2009-06-11 | 2010-12-16 | Hsing-Chung Lee | Base plate with tailored interface |
US8671560B2 (en) | 2010-03-30 | 2014-03-18 | Research Triangle Institute | In system reflow of low temperature eutectic bond balls |
-
2015
- 2015-11-20 US US14/947,574 patent/US9648729B1/en active Active
-
2016
- 2016-10-21 TW TW105134172A patent/TWI705542B/zh active
- 2016-11-18 WO PCT/US2016/062700 patent/WO2017087762A1/en active Application Filing
- 2016-11-18 CA CA3005349A patent/CA3005349A1/en active Pending
- 2016-11-18 JP JP2018521614A patent/JP6599556B2/ja active Active
- 2016-11-18 KR KR1020187014738A patent/KR20180089407A/ko unknown
- 2016-11-18 MX MX2018005616A patent/MX2018005616A/es unknown
- 2016-11-18 EP EP16806407.9A patent/EP3378290A1/en not_active Withdrawn
-
2018
- 2018-04-23 IL IL258859A patent/IL258859B/en unknown
Also Published As
Publication number | Publication date |
---|---|
IL258859B (en) | 2021-12-01 |
MX2018005616A (es) | 2018-08-15 |
KR20180089407A (ko) | 2018-08-08 |
JP2018535551A (ja) | 2018-11-29 |
TW201729374A (zh) | 2017-08-16 |
US9648729B1 (en) | 2017-05-09 |
US20170150596A1 (en) | 2017-05-25 |
CA3005349A1 (en) | 2017-05-26 |
IL258859A (en) | 2018-06-28 |
TWI705542B (zh) | 2020-09-21 |
EP3378290A1 (en) | 2018-09-26 |
WO2017087762A1 (en) | 2017-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6415111B2 (ja) | プリント回路板、半導体装置の接合構造及びプリント回路板の製造方法 | |
US8779603B2 (en) | Stacked semiconductor device with heat dissipation | |
US7696623B2 (en) | Electronic carrier board and package structure thereof | |
CN111627871A (zh) | 半导体封装件 | |
JP6599556B2 (ja) | セラミックノーリード表面実装電子デバイス用の応力抑制インターポーザ | |
US11011477B2 (en) | High-reliability electronic packaging structure, circuit board, and device | |
TWI533425B (zh) | 具有修改之覆蓋區之球狀格柵陣列及島狀格柵陣列 | |
US7994428B2 (en) | Electronic carrier board | |
US20170103958A1 (en) | Semiconductor package | |
JP2009105209A (ja) | 電子装置及びその製造方法 | |
JP5017881B2 (ja) | 半導体装置 | |
US11094658B2 (en) | Substrate, electronic substrate, and method for producing electronic substrate | |
US8384204B2 (en) | Circuit carrier and semiconductor package using the same | |
JP2007027576A (ja) | 半導体装置 | |
JP6866449B2 (ja) | インターポーザー、電子基板および電子基板の製造方法 | |
JP6323672B2 (ja) | 半導体装置及びその製造方法 | |
JP2004241594A (ja) | 半導体パッケージ | |
JP2004172260A (ja) | 配線基板 | |
JP4976767B2 (ja) | 積層形半導体装置 | |
TWI250581B (en) | Three dimension package and method for manufacturing the same | |
US9706662B2 (en) | Adaptive interposer and electronic apparatus | |
JP2011103398A (ja) | 半導体装置 | |
JP2007005559A (ja) | 電子回路モジュール | |
JP2011119580A (ja) | 電子装置及びその製造方法 | |
JPH11154718A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180426 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20190315 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20190319 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190618 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190903 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20191002 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6599556 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |