JP6594264B2 - 配線基板及び半導体装置、並びにそれらの製造方法 - Google Patents
配線基板及び半導体装置、並びにそれらの製造方法 Download PDFInfo
- Publication number
- JP6594264B2 JP6594264B2 JP2016113277A JP2016113277A JP6594264B2 JP 6594264 B2 JP6594264 B2 JP 6594264B2 JP 2016113277 A JP2016113277 A JP 2016113277A JP 2016113277 A JP2016113277 A JP 2016113277A JP 6594264 B2 JP6594264 B2 JP 6594264B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating layer
- wiring
- layer
- external connection
- connection pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0275—Fibers and reinforcement materials
- H05K2201/029—Woven fibrous reinforcement or textile
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/0979—Redundant conductors or connections, i.e. more than one current path between two points
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
- H05K3/205—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern using a pattern electroplated or electroformed on a metallic carrier
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Geometry (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016113277A JP6594264B2 (ja) | 2016-06-07 | 2016-06-07 | 配線基板及び半導体装置、並びにそれらの製造方法 |
| US15/477,414 US9997474B2 (en) | 2016-06-07 | 2017-04-03 | Wiring board and semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2016113277A JP6594264B2 (ja) | 2016-06-07 | 2016-06-07 | 配線基板及び半導体装置、並びにそれらの製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2017220543A JP2017220543A (ja) | 2017-12-14 |
| JP2017220543A5 JP2017220543A5 (enExample) | 2019-01-17 |
| JP6594264B2 true JP6594264B2 (ja) | 2019-10-23 |
Family
ID=60483874
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016113277A Active JP6594264B2 (ja) | 2016-06-07 | 2016-06-07 | 配線基板及び半導体装置、並びにそれらの製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9997474B2 (enExample) |
| JP (1) | JP6594264B2 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6661232B2 (ja) * | 2016-03-01 | 2020-03-11 | 新光電気工業株式会社 | 配線基板、半導体装置、配線基板の製造方法及び半導体装置の製造方法 |
| WO2020000414A1 (en) * | 2018-06-29 | 2020-01-02 | Intel Corporation | Coupling mechanisms for substrates, semiconductor packages, and/or printed circuit boards |
| JP7289620B2 (ja) * | 2018-09-18 | 2023-06-12 | 新光電気工業株式会社 | 配線基板、積層型配線基板、半導体装置 |
| WO2020060265A1 (ko) * | 2018-09-20 | 2020-03-26 | 주식회사 엘지화학 | 다층인쇄회로기판, 이의 제조방법 및 이를 이용한 반도체 장치 |
| KR102257926B1 (ko) | 2018-09-20 | 2021-05-28 | 주식회사 엘지화학 | 다층인쇄회로기판, 이의 제조방법 및 이를 이용한 반도체 장치 |
| CN215268953U (zh) * | 2018-09-27 | 2021-12-21 | 株式会社村田制作所 | 树脂多层基板 |
| JP7269755B2 (ja) * | 2019-02-26 | 2023-05-09 | ローム株式会社 | 電子装置および電子装置の製造方法 |
| JP7459492B2 (ja) * | 2019-11-29 | 2024-04-02 | 大日本印刷株式会社 | 配線基板 |
| US12512445B2 (en) | 2020-11-10 | 2025-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure, semiconductor device and manufacturing method thereof |
| JP7694883B2 (ja) * | 2021-08-30 | 2025-06-18 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000133946A (ja) * | 1997-01-17 | 2000-05-12 | Ibiden Co Ltd | 多層プリント配線板 |
| JP2001358248A (ja) * | 2000-06-13 | 2001-12-26 | Hitachi Ltd | キャパシタを内蔵した回路基板とその製造方法 |
| KR101551898B1 (ko) * | 2007-10-05 | 2015-09-09 | 신꼬오덴기 고교 가부시키가이샤 | 배선 기판, 반도체 장치 및 이들의 제조 방법 |
| JP4975581B2 (ja) * | 2007-10-11 | 2012-07-11 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
| JP5295596B2 (ja) * | 2008-03-19 | 2013-09-18 | 新光電気工業株式会社 | 多層配線基板およびその製造方法 |
| JP5101451B2 (ja) | 2008-10-03 | 2012-12-19 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
| JP5675443B2 (ja) * | 2011-03-04 | 2015-02-25 | 新光電気工業株式会社 | 配線基板及び配線基板の製造方法 |
| JP5990421B2 (ja) * | 2012-07-20 | 2016-09-14 | 新光電気工業株式会社 | 配線基板及びその製造方法、半導体パッケージ |
| JP6170832B2 (ja) * | 2013-12-20 | 2017-07-26 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
| JP5662551B1 (ja) * | 2013-12-20 | 2015-01-28 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
| JP6324876B2 (ja) * | 2014-07-16 | 2018-05-16 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
| JP6358887B2 (ja) * | 2014-07-31 | 2018-07-18 | 新光電気工業株式会社 | 支持体、配線基板及びその製造方法、半導体パッケージの製造方法 |
-
2016
- 2016-06-07 JP JP2016113277A patent/JP6594264B2/ja active Active
-
2017
- 2017-04-03 US US15/477,414 patent/US9997474B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2017220543A (ja) | 2017-12-14 |
| US9997474B2 (en) | 2018-06-12 |
| US20170352628A1 (en) | 2017-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6594264B2 (ja) | 配線基板及び半導体装置、並びにそれらの製造方法 | |
| JP6584939B2 (ja) | 配線基板、半導体パッケージ、半導体装置、配線基板の製造方法及び半導体パッケージの製造方法 | |
| JP5662551B1 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
| JP6375121B2 (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
| KR102331611B1 (ko) | 전자 부품 장치 및 그 제조 방법 | |
| JP6169955B2 (ja) | 配線基板及びその製造方法 | |
| JP6375159B2 (ja) | 配線基板、半導体パッケージ | |
| JP5715835B2 (ja) | 半導体パッケージ及びその製造方法 | |
| JP6661232B2 (ja) | 配線基板、半導体装置、配線基板の製造方法及び半導体装置の製造方法 | |
| US9253897B2 (en) | Wiring substrate and method for manufacturing the same | |
| KR101968957B1 (ko) | 배선 기판 및 그 제조 방법, 반도체 패키지 | |
| JP6341714B2 (ja) | 配線基板及びその製造方法 | |
| JP6705718B2 (ja) | 配線基板及びその製造方法 | |
| JP2009032918A (ja) | 配線基板及びその製造方法と電子部品装置及びその製造方法 | |
| JP2015122385A (ja) | 配線基板、半導体装置及び配線基板の製造方法 | |
| JP2014127623A (ja) | 配線基板及び配線基板の製造方法 | |
| JP2022016495A (ja) | 配線基板、半導体装置、配線基板の製造方法及び半導体装置の製造方法 | |
| JP6550260B2 (ja) | 配線基板及び配線基板の製造方法 | |
| KR20140044733A (ko) | 배선 기판 및 배선 기판 제조 방법 | |
| JP2019192886A (ja) | 配線基板及び配線基板の製造方法 | |
| KR20150004749A (ko) | 배선 기판 및 그 제조 방법, 반도체 패키지 | |
| JP2019145673A (ja) | 配線基板及びその製造方法 | |
| JP5432354B2 (ja) | 配線基板製造用の仮基板及びその製造方法 | |
| JP6671256B2 (ja) | 配線基板及びその製造方法 | |
| JP2012004440A5 (enExample) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181129 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20181129 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20190822 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190903 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190924 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6594264 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |