JP6470156B2 - 通信ノード - Google Patents

通信ノード Download PDF

Info

Publication number
JP6470156B2
JP6470156B2 JP2015186797A JP2015186797A JP6470156B2 JP 6470156 B2 JP6470156 B2 JP 6470156B2 JP 2015186797 A JP2015186797 A JP 2015186797A JP 2015186797 A JP2015186797 A JP 2015186797A JP 6470156 B2 JP6470156 B2 JP 6470156B2
Authority
JP
Japan
Prior art keywords
potential
node
line
detecting
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015186797A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017063272A (ja
JP2017063272A5 (https=
Inventor
寛之 森
寛之 森
卓矢 本田
卓矢 本田
岸上　友久
友久 岸上
磯村　博文
博文 磯村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Priority to JP2015186797A priority Critical patent/JP6470156B2/ja
Priority to CN201680045235.XA priority patent/CN108353041A/zh
Priority to US15/741,075 priority patent/US10224925B2/en
Priority to PCT/JP2016/002772 priority patent/WO2017051490A1/ja
Priority to DE112016004316.3T priority patent/DE112016004316T5/de
Publication of JP2017063272A publication Critical patent/JP2017063272A/ja
Publication of JP2017063272A5 publication Critical patent/JP2017063272A5/ja
Application granted granted Critical
Publication of JP6470156B2 publication Critical patent/JP6470156B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H03K17/163—Soft switching
    • H03K17/164—Soft switching using parallel switching arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/026—Arrangements for coupling transmitters, receivers or transceivers to transmission lines; Line drivers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/12—Compensating for variations in line impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
  • Electronic Switches (AREA)
JP2015186797A 2015-09-24 2015-09-24 通信ノード Expired - Fee Related JP6470156B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2015186797A JP6470156B2 (ja) 2015-09-24 2015-09-24 通信ノード
CN201680045235.XA CN108353041A (zh) 2015-09-24 2016-06-08 通信节点
US15/741,075 US10224925B2 (en) 2015-09-24 2016-06-08 Communication node
PCT/JP2016/002772 WO2017051490A1 (ja) 2015-09-24 2016-06-08 通信ノード
DE112016004316.3T DE112016004316T5 (de) 2015-09-24 2016-06-08 Kommunikationsknoten

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015186797A JP6470156B2 (ja) 2015-09-24 2015-09-24 通信ノード

Publications (3)

Publication Number Publication Date
JP2017063272A JP2017063272A (ja) 2017-03-30
JP2017063272A5 JP2017063272A5 (https=) 2017-11-16
JP6470156B2 true JP6470156B2 (ja) 2019-02-13

Family

ID=58385871

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015186797A Expired - Fee Related JP6470156B2 (ja) 2015-09-24 2015-09-24 通信ノード

Country Status (5)

Country Link
US (1) US10224925B2 (https=)
JP (1) JP6470156B2 (https=)
CN (1) CN108353041A (https=)
DE (1) DE112016004316T5 (https=)
WO (1) WO2017051490A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6336508B2 (ja) 2015-09-01 2018-06-06 株式会社Ｓｏｋｅｎ リンギング抑制回路
JP6336506B2 (ja) 2015-09-24 2018-06-06 株式会社デンソー リンギング抑制回路
DE102018203707A1 (de) * 2018-03-12 2019-09-12 Robert Bosch Gmbh Sende-/Empfangseinrichtung für ein Bussystem und Betriebsverfahren hierfür

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69533982T2 (de) * 1994-11-21 2006-01-05 Seiko Epson Corp. Flüssigkristallsteuergerät, flüssigkristallanzeigegerät und flüssigkristallsteuerungsverfahren
US6731135B2 (en) * 2001-06-14 2004-05-04 Artisan Components, Inc. Low voltage differential signaling circuit with mid-point bias
US20030085737A1 (en) * 2001-11-08 2003-05-08 Tinsley Steven J. Innovative high speed LVDS driver circuit
JP4170972B2 (ja) * 2003-11-21 2008-10-22 松下電器産業株式会社 差動出力回路
US7535258B1 (en) * 2004-12-15 2009-05-19 Lattice Semiconductor Corporation Programmable current output and common-mode voltage buffer
JP2009038546A (ja) * 2007-08-01 2009-02-19 Panasonic Corp 電流ドライバ
WO2011033708A1 (ja) * 2009-09-18 2011-03-24 パナソニック株式会社 ドライバ回路および映像システム
US8548070B2 (en) * 2009-11-13 2013-10-01 Panasonic Corporation Driver circuit, receiver circuit, and method of controlling a communications system including the circuits
US8593202B2 (en) 2011-05-16 2013-11-26 Denso Corporation Ringing suppression circuit
JP5498527B2 (ja) * 2011-05-16 2014-05-21 株式会社日本自動車部品総合研究所 リンギング抑制回路
US9691120B2 (en) 2012-09-04 2017-06-27 Sharp Kabushiki Kaisha Interface circuit and display device
WO2017038592A1 (ja) 2015-09-01 2017-03-09 株式会社デンソー リンギング抑制回路
WO2017051654A1 (ja) 2015-09-24 2017-03-30 株式会社デンソー リンギング抑制回路

Also Published As

Publication number Publication date
JP2017063272A (ja) 2017-03-30
DE112016004316T5 (de) 2018-09-06
CN108353041A (zh) 2018-07-31
US20180198443A1 (en) 2018-07-12
US10224925B2 (en) 2019-03-05
WO2017051490A1 (ja) 2017-03-30

Similar Documents

Publication Publication Date Title
JP6298671B2 (ja) ボルテージレギュレータ
JP3967321B2 (ja) 半導体集積回路
US9209822B2 (en) A/D converter and semiconductor integrated circuit
KR20200051890A (ko) 수신 회로, 이를 이용하는 반도체 장치 및 반도체 시스템
KR20090030240A (ko) 비교기
KR102438388B1 (ko) 신호 증폭기, 및 이를 포함하는 신호 수신 회로와 장치
JP6470156B2 (ja) 通信ノード
US8957708B2 (en) Output buffer and semiconductor device
JP2017079431A (ja) 電圧比較回路
KR102690186B1 (ko) 듀티 사이클 보정 회로 및 그 응용
US10298419B2 (en) Low voltage differential signaling driver
TWI535196B (zh) 放大器及其操作方法
KR100748462B1 (ko) 반도체 메모리 장치의 리시버 회로
JP6326836B2 (ja) シリーズレギュレーター回路、半導体集積回路装置、及び、電子機器
KR101070118B1 (ko) 응답속도를 개선한 아날로그 회로
CN112805655B (zh) 电源电路和发射装置
JP6320047B2 (ja) 定電圧源回路
JP4718271B2 (ja) Ｄ／ａコンバータ
JP6949463B2 (ja) シングル差動変換回路
JP5025171B2 (ja) 差動増幅装置
JP2007233657A (ja) 増幅器とそれを用いた降圧レギュレータ及び演算増幅器
JP6306413B2 (ja) レギュレータ回路
JP6320048B2 (ja) 発振回路
JP5482563B2 (ja) オペアンプ
JP2008072234A (ja) ドライバ回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171003

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20171003

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180522

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180717

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20181225

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190117

R150 Certificate of patent or registration of utility model

Ref document number: 6470156

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees