JP6380561B2 - 半導体モジュール - Google Patents
半導体モジュール Download PDFInfo
- Publication number
- JP6380561B2 JP6380561B2 JP2016573313A JP2016573313A JP6380561B2 JP 6380561 B2 JP6380561 B2 JP 6380561B2 JP 2016573313 A JP2016573313 A JP 2016573313A JP 2016573313 A JP2016573313 A JP 2016573313A JP 6380561 B2 JP6380561 B2 JP 6380561B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor module
- internal wiring
- lead
- lead terminals
- lead terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49531—Additional leads the additional leads being a wiring board
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
- H01L23/49551—Cross section geometry characterised by bent parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Description
図1(A)、図1(B)、図2、図3に、本発明の第1実施形態にかかる半導体モジュール100を示す。
(B)においては、封止樹脂8の図示を省略し、その部分を破線で示している。図2は、半導体モジュール100の分解斜視図である。なお、図2においても、封止樹脂8の図示を省略している。図3は、半導体モジュール100の等価回路図である。
いる。また、絶縁基材6bの一方の主面には、対向する2つの辺6b-x、6b-yの一方の辺6b-xに沿って、その辺6b-xと直行する方向に、3本の、I字形状で、板状の内部配線リード端子52a、52b、52cが形成され、他方の辺6b-yに沿って、その辺6b-yと直行する方向に、3本の、I字形状で、板状の内部配線リード端子52d、52e、52fが形成されている。内部配線リード端子52a、52b、52cの幅は、内部配線リード端子52d、52e、52fの幅よりも大きい。内部配線リード端子52a、52b、52cは、それぞれ、開口6b-hを跨ぐように形成されており、内部配線リード端子52a、52b、52cは、開口6b-h部分において、絶縁基材6bの他方の主面側に露出している。
成された内部配線リード端子52aに接合されている。
成された内部配線リード端子52bに接合されている。
成された内部配線リード端子52cに接合されている。
外部導出リード端子151a〜153dは、それぞれ、はんだ(図示せず)により、内部配線リード端子51a〜53dに接合されている。
が固定された絶縁基材6a〜6cと、半導体スイッチング素子1a〜1fと、金属ブロック2a〜2fと、ワイヤー3a〜3fとが一体化される。
第2実施形態にかかる半導体モジュール200を、図15(A)、(B)に示す。ただし、図15(A)は、半導体モジュール200の断面図である。図15(B)は、半導体モジュール200の等価回路図である。
具体的には、半導体モジュール200は、図15(A)に示すように、シャント抵抗素子10が追加されている。
そして、底面に1対の電極パッドが形成されたシャント抵抗素子10を用意し、はんだ4により、一方の電極パッドが内部配線リード端子52gに、他方の電極パッドが内部配線リード端子52hに接合している。
第3実施形態にかかる半導体モジュール300を、図16に示す。ただし、図16は、半導体モジュール300の斜視図である。
第4実施形態にかかる半導体モジュール400を、図17に示す。ただし、図17は、半導体モジュール400の斜視図である。
第5実施形態にかかる半導体モジュール500は、第1実施形態にかかる半導体モジュール100の構成要素の材質に一部変更を加えた。構造そのものには変更がないので、半導体モジュール100を説明した図1、図2を援用して半導体モジュール500を説明する。
、回路を構成するようにしても良い。
2a、2b、2c、2d、2e、2f・・・金属ブロック
3a、3b、3c、3d、3e、3f・・・ワイヤー
4・・・はんだ
51a、52a、52b、52c、52d、52e、52f、53a、53b、53c、53d・・・内部配線リード端子
151a、152a、152b、152c、152d、152e、152f、153a、153b、153c、153d、252d、252e、252f、253b、253c、253d・・・外部導出リード端子
6a、6b、6c・・・絶縁基材
7a、7b・・・放熱板
8・・・封止樹脂
10・・・シャント抵抗素子
100、200、300、400、500・・・半導体モジュール
Claims (7)
- 少なくとも、複数の半導体スイッチング素子と、複数のリード端子と、複数の絶縁基材とが、封止樹脂に封止された半導体モジュールであって、
前記リード端子は、前記絶縁基材に固定された内部配線リード端子と、封止樹脂から外部に導出された外部導出リード端子と、を備え、
前記内部配線リード端子が固定された前記絶縁基材は、上下方向に間隔を開けて、少なくとも3層に分けて配置され、
前記半導体スイッチング素子の電極は、前記内部配線リード端子に、直接または間接に接合されるか、あるいは、ワイヤーボンディングにより接続され、
各前記外部導出リード端子は、一端が、前記絶縁基材に固定された前記内部配線リード端子に接合され、他端が、前記封止樹脂から導出され、
前記外部導出リード端子の少なくとも一部のものは、それぞれ、複数の屈曲部を有し、
全ての前記外部導出リード端子は、前記封止樹脂の側面の同じ高さ部分から外部に導出され、
少なくとも3層に分けて配置された、前記内部配線リード端子が固定された前記絶縁基材のうち、中間の層に配置されたものに、両主面間を貫通した開口が形成されている半導体モジュール。 - 前記封止樹脂および前記外部導出リード端子を平面視した場合に、前記外部導出リード端子と前記外部導出リード端子との間の間隔のうち、少なくとも一部の間隔が、前記封止樹脂から前記外部導出リード端子の前記他端の先端方向に向かって、平面方向に広がっている、請求項1に記載された半導体モジュール。
- 前記封止樹脂に、さらに受動部品が封止されている、請求項1または2に記載された半導体モジュール。
- 前記半導体スイッチング素子の電極が、金属ブロックを介して、前記内部配線リード端子に接合されている、請求項1ないし3のいずれか1項に記載された半導体モジュール。
- 全ての前記外部導出リード端子が、前記封止樹脂の外部で、同一方向に屈曲されている、請求項1ないし4のいずれか1項に記載された半導体モジュール。
- 前記絶縁基材がセラミックスからなり、前記リード端子が、少なくとも、前記セラミックスの構成成分と反応する活性な金属と、Agと、Cuとを含む合金を介して、前記絶縁基材に固定された、請求項1ないし5のいずれか1項に記載された半導体モジュール。
- 前記半導体モジュールがインバータである、請求項1ないし6のいずれか1項に記載された半導体モジュール。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015018880 | 2015-02-02 | ||
JP2015018880 | 2015-02-02 | ||
PCT/JP2016/052463 WO2016125674A1 (ja) | 2015-02-02 | 2016-01-28 | 半導体モジュールおよび半導体モジュールの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPWO2016125674A1 JPWO2016125674A1 (ja) | 2017-10-12 |
JP6380561B2 true JP6380561B2 (ja) | 2018-08-29 |
Family
ID=56564022
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016573313A Active JP6380561B2 (ja) | 2015-02-02 | 2016-01-28 | 半導体モジュール |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP6380561B2 (ja) |
WO (1) | WO2016125674A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6769556B2 (ja) * | 2017-07-28 | 2020-10-14 | 三菱電機株式会社 | 半導体装置及び半導体モジュール |
DE102017118913A1 (de) * | 2017-08-18 | 2019-04-18 | Danfoss Silicon Power Gmbh | Leistungshalbleiter mit einem Shuntwiderstand |
DE102018204865A1 (de) * | 2018-03-29 | 2019-10-02 | Siemens Aktiengesellschaft | Schaltungsanordnung mit einem Abstandshalteelement, Umrichter und Luftfahrzeug mit einer derartigen Schaltungsanordnung sowie Verfahren zur Strommessung |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63136642A (ja) * | 1986-11-28 | 1988-06-08 | Dainippon Printing Co Ltd | 二層式半導体集積回路 |
JP2006148000A (ja) * | 2004-11-24 | 2006-06-08 | Kyocera Corp | ガラスセラミック配線基板 |
JP5182245B2 (ja) * | 2009-07-24 | 2013-04-17 | 株式会社大真空 | リードタイプの電子部品 |
JP5099243B2 (ja) * | 2010-04-14 | 2012-12-19 | 株式会社デンソー | 半導体モジュール |
CN103534805B (zh) * | 2011-05-16 | 2016-08-24 | 丰田自动车株式会社 | 功率模块 |
JP2014220424A (ja) * | 2013-05-09 | 2014-11-20 | シャープ株式会社 | フォトカプラ |
JPWO2015005181A1 (ja) * | 2013-07-08 | 2017-03-02 | 株式会社村田製作所 | 電力変換部品 |
-
2016
- 2016-01-28 JP JP2016573313A patent/JP6380561B2/ja active Active
- 2016-01-28 WO PCT/JP2016/052463 patent/WO2016125674A1/ja active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2016125674A1 (ja) | 2016-08-11 |
JPWO2016125674A1 (ja) | 2017-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4438489B2 (ja) | 半導体装置 | |
US9731370B2 (en) | Directly cooled substrates for semiconductor modules and corresponding manufacturing methods | |
TWI446493B (zh) | 包括堆疊晶粒及散熱件結構之半導體晶粒封裝體 | |
JP6610590B2 (ja) | 半導体装置とその製造方法 | |
JP6261642B2 (ja) | 電力半導体装置 | |
JP7238277B2 (ja) | 半導体装置、リードフレーム及び半導体装置の製造方法 | |
WO2021210402A1 (ja) | 半導体装置 | |
WO2021251126A1 (ja) | 半導体装置 | |
JP6380561B2 (ja) | 半導体モジュール | |
CN111433909A (zh) | 半导体装置 | |
JP2017123360A (ja) | 半導体モジュール | |
WO2014021077A1 (ja) | 多層基板および多層基板を用いたパワーモジュール | |
JP6972174B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2021158232A (ja) | 半導体モジュール | |
JP5800716B2 (ja) | 電力用半導体装置 | |
JP4881256B2 (ja) | パワー半導体モジュール | |
JP7459465B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2018116960A (ja) | 電力用半導体装置 | |
JP6447842B2 (ja) | 半導体モジュール | |
JP2014072314A (ja) | 半導体装置、及び半導体装置の製造方法 | |
JP6274986B2 (ja) | パワー半導体モジュールおよびその製造方法 | |
JP7183722B2 (ja) | 板はんだおよび半導体装置の製造方法 | |
JP2019110280A (ja) | 半導体装置の製造方法 | |
WO2022137811A1 (ja) | 半導体ユニット及び半導体装置 | |
JP6698492B2 (ja) | 半導体パッケージおよび半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170705 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180327 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180524 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180703 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180716 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6380561 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |