JP5668707B2 - 半導体モジュール - Google Patents
半導体モジュール Download PDFInfo
- Publication number
- JP5668707B2 JP5668707B2 JP2012024049A JP2012024049A JP5668707B2 JP 5668707 B2 JP5668707 B2 JP 5668707B2 JP 2012024049 A JP2012024049 A JP 2012024049A JP 2012024049 A JP2012024049 A JP 2012024049A JP 5668707 B2 JP5668707 B2 JP 5668707B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor module
- snubber capacitor
- lead frame
- igbt
- positive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Description
Claims (2)
- 少なくとも2個のスイッチング素子を直列接続し、該直列接続にスナバコンデンサを並列接続した半導体モジュールであって、
一の前記スイッチング素子に接続される正極側放熱板と、
他の前記スイッチング素子に接続される負極側放熱板と、
を備え、
前記スイッチング素子及び前記スナバコンデンサは、前記スイッチング素子の実装方向と前記スナバコンデンサの接続方向とが同方向となるように配置され、
前記正極側放熱板と前記負極側放熱板とは、前記実装方向と交差する方向に互いに対向して配置されると共に、前記実装方向において互いに異なる位置に互いに対向する方向に突出する段差部がそれぞれ形成されており、
前記スナバコンデンサは、前記正極側放熱板の前記段差部と前記負極側放熱板の前記段差部との間に挟持されると共に、前記正極側放熱板及び前記負極側放熱板のいずれか一方の前記段差部によって下方から保持される、ことを特徴とする半導体モジュール。 - 前記正極側放熱板と前記負極側放熱板の少なくとも一方の放熱板が冷却器側と接触する面積又はスイッチング素子側と接触する面積を他方側と接触する面積よりも大きくすることを特徴とする請求項1に記載の半導体モジュール。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012024049A JP5668707B2 (ja) | 2012-02-07 | 2012-02-07 | 半導体モジュール |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012024049A JP5668707B2 (ja) | 2012-02-07 | 2012-02-07 | 半導体モジュール |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2013162019A JP2013162019A (ja) | 2013-08-19 |
JP5668707B2 true JP5668707B2 (ja) | 2015-02-12 |
Family
ID=49174018
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2012024049A Expired - Fee Related JP5668707B2 (ja) | 2012-02-07 | 2012-02-07 | 半導体モジュール |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5668707B2 (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6164667B2 (ja) * | 2013-09-10 | 2017-07-19 | 国立研究開発法人産業技術総合研究所 | 電力変換回路および装置 |
JP2017183430A (ja) * | 2016-03-29 | 2017-10-05 | アイシン・エィ・ダブリュ株式会社 | スイッチング素子ユニット |
JP6604926B2 (ja) * | 2016-09-27 | 2019-11-13 | 三菱電機株式会社 | 半導体モジュール |
JP7290420B2 (ja) * | 2019-01-22 | 2023-06-13 | 株式会社日立製作所 | パワー半導体装置 |
TW202145998A (zh) | 2020-02-25 | 2021-12-16 | 日商資生堂股份有限公司 | 包含具有主體基及/或客體基且含有矽氧烷鍵結之高分子化合物之化妝料 |
TW202200677A (zh) | 2020-02-25 | 2022-01-01 | 日商資生堂股份有限公司 | 包含具有主體基及/或客體基且含有矽氧烷鍵結之高分子化合物之樹脂材料 |
JPWO2021187409A1 (ja) | 2020-03-19 | 2021-09-23 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4803068B2 (ja) * | 2007-02-22 | 2011-10-26 | トヨタ自動車株式会社 | 半導体モジュール |
JP5212088B2 (ja) * | 2008-12-25 | 2013-06-19 | 株式会社デンソー | 半導体モジュール冷却装置 |
JP5206743B2 (ja) * | 2010-07-05 | 2013-06-12 | 株式会社デンソー | 半導体モジュールおよびその製造方法 |
JP5447453B2 (ja) * | 2010-11-03 | 2014-03-19 | 株式会社デンソー | スイッチングモジュール |
-
2012
- 2012-02-07 JP JP2012024049A patent/JP5668707B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2013162019A (ja) | 2013-08-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9390996B2 (en) | Double-sided cooling power module and method for manufacturing the same | |
JP5668707B2 (ja) | 半導体モジュール | |
JP7204770B2 (ja) | 両面冷却型パワーモジュールおよびその製造方法 | |
US9379083B2 (en) | Semiconductor device and method for manufacturing semiconductor device | |
US8987777B2 (en) | Stacked half-bridge power module | |
JP4803241B2 (ja) | 半導体モジュール | |
JP2017005165A (ja) | 半導体装置 | |
US8804340B2 (en) | Power semiconductor package with double-sided cooling | |
JP2015099846A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2013038309A (ja) | 半導体モジュールおよびそれを備えた半導体装置 | |
JPWO2016158259A1 (ja) | 電力変換装置 | |
WO2020184053A1 (ja) | 半導体装置 | |
JP2021141222A (ja) | 半導体モジュール | |
JP5338830B2 (ja) | 半導体装置 | |
JP2014093421A (ja) | パワーモジュール | |
JP2007068302A (ja) | 電力用半導体素子及び半導体電力変換装置 | |
JP2014229782A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2012074730A (ja) | 電力用半導体モジュール | |
JP2013125889A (ja) | 半導体装置 | |
JP2013157346A (ja) | 半導体装置 | |
JP6891904B2 (ja) | 半導体モジュール、電気自動車およびパワーコントロールユニット | |
JP3797040B2 (ja) | 半導体装置 | |
JP2014096412A (ja) | 半導体モジュール | |
JP5277806B2 (ja) | 半導体装置 | |
JP2016101071A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20140226 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20140822 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140902 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20141029 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20141118 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20141201 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5668707 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |