JP5506877B2 - 多層プリント基板及びその製造方法 - Google Patents
多層プリント基板及びその製造方法 Download PDFInfo
- Publication number
- JP5506877B2 JP5506877B2 JP2012196160A JP2012196160A JP5506877B2 JP 5506877 B2 JP5506877 B2 JP 5506877B2 JP 2012196160 A JP2012196160 A JP 2012196160A JP 2012196160 A JP2012196160 A JP 2012196160A JP 5506877 B2 JP5506877 B2 JP 5506877B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- multilayer printed
- printed circuit
- circuit board
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/12—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns
- H05K3/1258—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using thick film techniques, e.g. printing techniques to apply the conductive material or similar techniques for applying conductive paste or ink patterns by using a substrate provided with a shape pattern, e.g. grooves, banks, resist pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09372—Pads and lands
- H05K2201/09481—Via in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09545—Plated through-holes or blind vias without lands
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0568—Resist used for applying paste, ink or powder
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1152—Replicating the surface structure of a sacrificial layer, e.g. for roughening
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49156—Manufacturing circuit on or in base with selective destruction of conductive paths
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Description
本発明の他の目的は、支持体が基板の撓みを防止するとともにソルダレジスト層の機能を有するので、別途のPSR工程が不要な多層プリント基板及びその製造方法を提供することにある。
35、55 導電性ペースト
37 接続パッド
38、57、75 ビルドアップ層
39、58、76 ソルダレジスト層
41、60、78 ソルダボール
Claims (10)
- (A)ビアホールを持ち、一面の銅箔のパターニングによって回路パターン形成用開口部を有する両面銅張積層板を提供する段階と、
(B)前記ビアホール及び前記開口部に導電性ペーストを充填する段階と、
(C)前記両面銅張積層板の銅箔を除去して、一面に、回路パターンを含む第1回路層を、他面に、ソルダボール実装用接続パッドを含む第2回路層を形成する段階と、
(D)前記第1回路層上に、多数の絶縁層及び多数の回路層を含む複数のビルドアップ層を形成する段階と、
(E)前記ビルドアップ層の最外層にソルダレジスト層を形成する段階と、
を含むことを特徴とする、多層プリント基板の製造方法。 - 前記ビアホールは、レーザー加工または機械的ドリル加工によって形成されることを特徴とする、請求項1に記載の多層プリント基板の製造方法。
- 前記(E)段階の後に、前記ソルダレジスト層にLDA(Laser direct ablation)によってオープン部を形成する段階をさらに含むことを特徴とする、請求項1または2に記載の多層プリント基板の製造方法。
- 前記(C)段階において、銅箔の除去は、塩化鉄腐食液、2塩化銅腐食液、アルカリ腐食液、及び過酸化水素/硫酸腐食液の中で選択された一つのエッチング液でエッチングすることによってなされることを特徴とする、請求項1乃至3のいずれか一項に記載の多層プリント基板の製造方法。
- 前記導電性ペーストは、前記エッチング液で除去されないことを特徴とする、請求項4に記載の多層プリント基板の製造方法。
- (A)ブラインドビアホールを持ち、一面の銅箔のパターニングによって回路パターン形成用開口部を有する両面銅張積層板を提供する段階と、
(B)前記ブラインドビアホール及び前記開口部に導電性ペーストを充填する段階と、
(C)前記両面銅張積層板の銅箔を除去して、一面に、回路パターンを含む第1回路層を、他面に、ソルダボール実装用接続部位を形成する段階と、
(D)前記第1回路層上に、多数の絶縁層及び多数の回路層を含む複数のビルドアップ層を形成する段階と、
(E)前記ビルドアップ層の最外層にソルダレジスト層を形成する段階と、
を含むことを特徴とする、多層プリント基板の製造方法。 - 前記ブラインドビアホールは、レーザー加工によって形成されることを特徴とする、請求項6に記載の多層プリント基板の製造方法。
- 前記(E)段階の後に、前記ソルダレジスト層にLDA(Laser direct
ablation)によってオープン部を形成する段階をさらに含むことを特徴とする、請求項6または7に記載の多層プリント基板の製造方法。 - 前記(C)段階において、銅箔の除去は、塩化鉄腐食液、2塩化銅腐食液、アルカリ腐食液、及び過酸化水素/硫酸腐食液の中で選択された一つのエッチング液でエッチングすることによってなされることを特徴とする、請求項6乃至8のいずれか一項に記載の多層プリント基板の製造方法。
- 前記導電性ペーストは、前記エッチング液で除去されないことを特徴とする、請求項9に記載の多層プリント基板の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080025034A KR101009176B1 (ko) | 2008-03-18 | 2008-03-18 | 다층 인쇄회로기판의 제조방법 |
KR10-2008-0025034 | 2008-03-18 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010262261A Division JP2011077537A (ja) | 2008-03-18 | 2010-11-25 | 多層プリント基板及びその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2012235176A JP2012235176A (ja) | 2012-11-29 |
JP5506877B2 true JP5506877B2 (ja) | 2014-05-28 |
Family
ID=41087765
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008152730A Pending JP2009224750A (ja) | 2008-03-18 | 2008-06-11 | 多層プリント基板及びその製造方法 |
JP2010262261A Pending JP2011077537A (ja) | 2008-03-18 | 2010-11-25 | 多層プリント基板及びその製造方法 |
JP2012196160A Active JP5506877B2 (ja) | 2008-03-18 | 2012-09-06 | 多層プリント基板及びその製造方法 |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008152730A Pending JP2009224750A (ja) | 2008-03-18 | 2008-06-11 | 多層プリント基板及びその製造方法 |
JP2010262261A Pending JP2011077537A (ja) | 2008-03-18 | 2010-11-25 | 多層プリント基板及びその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US20090236131A1 (ja) |
JP (3) | JP2009224750A (ja) |
KR (1) | KR101009176B1 (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100969412B1 (ko) * | 2008-03-18 | 2010-07-14 | 삼성전기주식회사 | 다층 인쇄회로기판 및 그 제조방법 |
KR101627574B1 (ko) * | 2008-09-22 | 2016-06-21 | 쿄세라 코포레이션 | 배선 기판 및 그 제조 방법 |
KR101119306B1 (ko) * | 2010-11-04 | 2012-03-16 | 삼성전기주식회사 | 회로기판의 제조방법 |
KR20140134479A (ko) * | 2013-05-14 | 2014-11-24 | 삼성전기주식회사 | 인쇄회로기판 |
KR20150064445A (ko) * | 2013-12-03 | 2015-06-11 | 삼성전기주식회사 | 반도체 패키지용 코어리스 기판 및 그 제조 방법, 이를 이용한 반도체 패키지 제조 방법 |
JP7085328B2 (ja) | 2017-09-29 | 2022-06-16 | 日東電工株式会社 | 配線回路基板、その製造方法および撮像装置 |
CN109803481B (zh) * | 2017-11-17 | 2021-07-06 | 英业达科技有限公司 | 多层印刷电路板及制作多层印刷电路板的方法 |
CN113593776B (zh) * | 2021-07-30 | 2023-03-10 | 长春捷翼汽车零部件有限公司 | 线束的生产方法及线束 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63107086A (ja) * | 1986-10-23 | 1988-05-12 | 古河電気工業株式会社 | 両面印刷配線板の製造方法 |
JP2776096B2 (ja) * | 1991-11-18 | 1998-07-16 | 日本電気株式会社 | ポリイミド多層配線基板の製造方法 |
JP3297574B2 (ja) * | 1995-12-22 | 2002-07-02 | 京セラ株式会社 | 配線基板及びその製造方法 |
JP2001185653A (ja) * | 1999-10-12 | 2001-07-06 | Fujitsu Ltd | 半導体装置及び基板の製造方法 |
JP4592890B2 (ja) * | 1999-11-26 | 2010-12-08 | イビデン株式会社 | 多層回路基板 |
US6356453B1 (en) * | 2000-06-29 | 2002-03-12 | Amkor Technology, Inc. | Electronic package having flip chip integrated circuit and passive chip component |
JP2002151853A (ja) * | 2000-11-08 | 2002-05-24 | Matsushita Electric Ind Co Ltd | 多層配線基板とその製造方法 |
US7331502B2 (en) * | 2001-03-19 | 2008-02-19 | Sumitomo Bakelite Company, Ltd. | Method of manufacturing electronic part and electronic part obtained by the method |
JP4593009B2 (ja) * | 2001-05-24 | 2010-12-08 | 株式会社メイコー | プリント基板の製造方法 |
JP2003309214A (ja) * | 2002-04-17 | 2003-10-31 | Shinko Electric Ind Co Ltd | 配線基板の製造方法 |
JP2003332739A (ja) * | 2002-05-14 | 2003-11-21 | Ibiden Co Ltd | 多層プリント配線板及び多層プリント配線板の製造方法 |
JP4287133B2 (ja) * | 2002-12-11 | 2009-07-01 | 大日本印刷株式会社 | スルーホール配線基板の製造方法 |
JP4508540B2 (ja) * | 2003-03-04 | 2010-07-21 | 京セラ株式会社 | 配線基板および電子装置 |
JP2004363364A (ja) * | 2003-06-05 | 2004-12-24 | Hitachi Chem Co Ltd | 金属表面処理方法、多層回路基板の製造方法、半導体チップ搭載基板の製造方法、半導体パッケージの製造方法及び半導体パッケージ |
JP4287458B2 (ja) * | 2005-11-16 | 2009-07-01 | サムソン エレクトロ−メカニックス カンパニーリミテッド. | ペーストバンプを用いた印刷回路基板およびその製造方法 |
JP2007201453A (ja) * | 2005-12-28 | 2007-08-09 | Sumitomo Bakelite Co Ltd | 配線板および該配線板に用いられるソルダーレジスト用絶縁樹脂組成物 |
KR100796523B1 (ko) | 2006-08-17 | 2008-01-21 | 삼성전기주식회사 | 전자부품 내장형 다층 인쇄배선기판 및 그 제조방법 |
-
2008
- 2008-03-18 KR KR1020080025034A patent/KR101009176B1/ko active IP Right Grant
- 2008-06-11 JP JP2008152730A patent/JP2009224750A/ja active Pending
- 2008-07-31 US US12/222,055 patent/US20090236131A1/en not_active Abandoned
-
2010
- 2010-11-25 JP JP2010262261A patent/JP2011077537A/ja active Pending
-
2011
- 2011-09-21 US US13/137,934 patent/US20120005894A1/en not_active Abandoned
-
2012
- 2012-09-06 JP JP2012196160A patent/JP5506877B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
KR20090099834A (ko) | 2009-09-23 |
JP2012235176A (ja) | 2012-11-29 |
US20120005894A1 (en) | 2012-01-12 |
JP2011077537A (ja) | 2011-04-14 |
US20090236131A1 (en) | 2009-09-24 |
KR101009176B1 (ko) | 2011-01-18 |
JP2009224750A (ja) | 2009-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5506877B2 (ja) | 多層プリント基板及びその製造方法 | |
JP4913053B2 (ja) | 多層プリント配線板 | |
JP4847547B2 (ja) | ラウンド型半田バンプを有するプリント基板 | |
JP2015122545A (ja) | 多層配線基板及びその製造方法 | |
KR100969412B1 (ko) | 다층 인쇄회로기판 및 그 제조방법 | |
WO2004103039A1 (ja) | 両面配線基板および両面配線基板の製造方法並びに多層配線基板 | |
JP5221887B2 (ja) | 配線基盤の製造方法 | |
JP2009260204A (ja) | プリント基板およびその製造方法 | |
JP5576547B2 (ja) | 配線基板の製造方法 | |
KR100747022B1 (ko) | 임베디드 인쇄회로기판 및 그 제작방법 | |
JP2005236067A (ja) | 配線基板と配線基板の製造方法、および半導パッケージ | |
KR100965341B1 (ko) | 인쇄회로기판의 제조방법 | |
JP5432800B2 (ja) | 配線基板の製造方法 | |
JP5289241B2 (ja) | 配線基板およびその製造方法 | |
JP5565951B2 (ja) | 配線基板およびその製造方法 | |
KR100832649B1 (ko) | 저항 내장형 인쇄회로기판 및 그 제조방법 | |
KR100754071B1 (ko) | 전층 ivh 공법의 인쇄회로기판의 제조방법 | |
JP2015222805A (ja) | 印刷配線板およびその製造方法 | |
JP2003046244A (ja) | 多層配線基板及びその製造方法 | |
KR102054198B1 (ko) | 배선 기판의 제조 방법 | |
KR101108816B1 (ko) | 다층 인쇄회로기판 및 이의 제조방법 | |
JP4466169B2 (ja) | 半導体装置用基板の製造方法 | |
KR101231525B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
JP2007235015A5 (ja) | ||
JP2005093513A (ja) | 配線基板とその製造方法およびそれを用いた電子部品の実装体 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120907 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120907 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130621 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130625 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130827 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140218 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140318 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5506877 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |