JP5442871B2 - 半導体デバイスの製造方法および半導体デバイスの製造装置 - Google Patents
半導体デバイスの製造方法および半導体デバイスの製造装置 Download PDFInfo
- Publication number
- JP5442871B2 JP5442871B2 JP2012531562A JP2012531562A JP5442871B2 JP 5442871 B2 JP5442871 B2 JP 5442871B2 JP 2012531562 A JP2012531562 A JP 2012531562A JP 2012531562 A JP2012531562 A JP 2012531562A JP 5442871 B2 JP5442871 B2 JP 5442871B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- substrate
- manufacturing
- oxygen plasma
- plasma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/32091—Radio frequency generated discharge the radio frequency energy being capacitively coupled to the plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28176—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32192—Microwave generated discharge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02057—Cleaning during device manufacture
- H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
- H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Plasma & Fusion (AREA)
- Analytical Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Plasma Technology (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/573,138 US8497196B2 (en) | 2009-10-04 | 2009-10-04 | Semiconductor device, method for fabricating the same and apparatus for fabricating the same |
| US12/573,138 | 2009-10-04 | ||
| PCT/JP2010/005926 WO2011040047A1 (en) | 2009-10-04 | 2010-10-02 | Semiconductor device, method for fabricating the same and apparatus for fabricating the same |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013506986A JP2013506986A (ja) | 2013-02-28 |
| JP2013506986A5 JP2013506986A5 (enExample) | 2013-10-10 |
| JP5442871B2 true JP5442871B2 (ja) | 2014-03-12 |
Family
ID=43822528
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012531562A Active JP5442871B2 (ja) | 2009-10-04 | 2010-10-02 | 半導体デバイスの製造方法および半導体デバイスの製造装置 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US8497196B2 (enExample) |
| JP (1) | JP5442871B2 (enExample) |
| KR (2) | KR20120049399A (enExample) |
| CN (1) | CN102549756B (enExample) |
| TW (1) | TWI423336B (enExample) |
| WO (1) | WO2011040047A1 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPWO2016104206A1 (ja) * | 2014-12-24 | 2017-10-05 | 東京エレクトロン株式会社 | ドーピング方法、ドーピング装置および半導体素子の製造方法 |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07142447A (ja) * | 1993-11-16 | 1995-06-02 | Kawasaki Steel Corp | 半導体装置の製造方法 |
| JP3402937B2 (ja) | 1996-06-28 | 2003-05-06 | 三洋電機株式会社 | 半導体装置の製造方法 |
| TW376551B (en) | 1996-08-07 | 1999-12-11 | Matsushita Electric Industrial Co Ltd | Aftertreatment method of dry etching and process of manufacturing semiconductor device |
| JP3217280B2 (ja) | 1996-10-30 | 2001-10-09 | 松下電器産業株式会社 | ドライエッチング後処理方法とmos型半導体装置の製造方法 |
| JP4048618B2 (ja) * | 1998-10-07 | 2008-02-20 | ソニー株式会社 | 半導体装置の製造方法 |
| US7223676B2 (en) * | 2002-06-05 | 2007-05-29 | Applied Materials, Inc. | Very low temperature CVD process with independently variable conformality, stress and composition of the CVD layer |
| JP4334225B2 (ja) * | 2001-01-25 | 2009-09-30 | 東京エレクトロン株式会社 | 電子デバイス材料の製造方法 |
| US6534420B2 (en) * | 2001-07-18 | 2003-03-18 | Micron Technology, Inc. | Methods for forming dielectric materials and methods for forming semiconductor devices |
| EP1492161A4 (en) * | 2002-03-29 | 2006-05-24 | Tokyo Electron Ltd | METHOD FOR CONSTITUTING AN UNDERLYING INSULATING FILM |
| TWI225668B (en) * | 2002-05-13 | 2004-12-21 | Tokyo Electron Ltd | Substrate processing method |
| JP2005051140A (ja) * | 2003-07-31 | 2005-02-24 | Toshiba Corp | 半導体装置およびその製造方法 |
| US6982196B2 (en) * | 2003-11-04 | 2006-01-03 | International Business Machines Corporation | Oxidation method for altering a film structure and CMOS transistor structure formed therewith |
| JP2006165335A (ja) * | 2004-12-08 | 2006-06-22 | Toshiba Corp | 半導体装置 |
| TWI408734B (zh) * | 2005-04-28 | 2013-09-11 | Semiconductor Energy Lab | 半導體裝置及其製造方法 |
| JP5084169B2 (ja) * | 2005-04-28 | 2012-11-28 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
| JP5422854B2 (ja) | 2007-08-31 | 2014-02-19 | 国立大学法人東北大学 | 半導体装置の製造方法 |
| JP2008098640A (ja) * | 2007-10-09 | 2008-04-24 | Toshiba Corp | 半導体装置の製造方法 |
| JPWO2009099252A1 (ja) | 2008-02-08 | 2011-06-02 | 東京エレクトロン株式会社 | 絶縁膜のプラズマ改質処理方法 |
-
2009
- 2009-10-04 US US12/573,138 patent/US8497196B2/en active Active
-
2010
- 2010-10-01 TW TW099133451A patent/TWI423336B/zh active
- 2010-10-02 KR KR1020127008779A patent/KR20120049399A/ko not_active Ceased
- 2010-10-02 JP JP2012531562A patent/JP5442871B2/ja active Active
- 2010-10-02 KR KR1020147001310A patent/KR101384590B1/ko active Active
- 2010-10-02 CN CN201080044368.8A patent/CN102549756B/zh active Active
- 2010-10-02 WO PCT/JP2010/005926 patent/WO2011040047A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| CN102549756B (zh) | 2015-03-04 |
| KR20120049399A (ko) | 2012-05-16 |
| US8497196B2 (en) | 2013-07-30 |
| TW201131654A (en) | 2011-09-16 |
| CN102549756A (zh) | 2012-07-04 |
| US20110079826A1 (en) | 2011-04-07 |
| JP2013506986A (ja) | 2013-02-28 |
| TWI423336B (zh) | 2014-01-11 |
| KR101384590B1 (ko) | 2014-04-11 |
| KR20140016433A (ko) | 2014-02-07 |
| WO2011040047A1 (en) | 2011-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6870123B2 (en) | Microwave applicator, plasma processing apparatus having same, and plasma processing method | |
| KR101020334B1 (ko) | 마이크로파 플라즈마 처리 장치 | |
| KR102316186B1 (ko) | 격리 구조를 위한 스케일링된 라이너 층 | |
| JP5086083B2 (ja) | 基板を処理するための方法 | |
| US5897713A (en) | Plasma generating apparatus | |
| US6652709B1 (en) | Plasma processing apparatus having circular waveguide, and plasma processing method | |
| JP2003109941A (ja) | プラズマ処理装置および表面処理方法 | |
| TW201532143A (zh) | 蝕刻雙鑲嵌結構中的介電阻隔層之方法 | |
| US20150079799A1 (en) | Method for stabilizing an interface post etch to minimize queue time issues before next processing step | |
| US9263283B2 (en) | Etching method and apparatus | |
| WO2020060712A1 (en) | Methods for depositing dielectric material | |
| US7910495B2 (en) | Plasma oxidizing method, plasma processing apparatus, and storage medium | |
| KR20090057278A (ko) | 실리콘 산화막의 형성 방법, 플라즈마 처리 장치 및 기억 매체 | |
| JP5242162B2 (ja) | 表面波プラズマソース | |
| KR100966927B1 (ko) | 절연막의 제조 방법 및 반도체 장치의 제조 방법 | |
| TWI791106B (zh) | 處理系統及處理方法 | |
| JP5442871B2 (ja) | 半導体デバイスの製造方法および半導体デバイスの製造装置 | |
| JP4478352B2 (ja) | プラズマ処理装置及びプラズマ処理方法並びに構造体の製造方法 | |
| KR100425658B1 (ko) | 마이크로파 공급기, 이를 구비한 플라즈마 처리 장치, 및 플라즈마 처리 방법 | |
| JPH11329792A (ja) | マイクロ波供給器 | |
| JP4217420B2 (ja) | マイクロ波プラズマ処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130826 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20130826 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20130910 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130924 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131114 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131210 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131218 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5442871 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |