JP5419525B2 - 半導体装置及びその製造方法 - Google Patents
半導体装置及びその製造方法 Download PDFInfo
- Publication number
- JP5419525B2 JP5419525B2 JP2009092014A JP2009092014A JP5419525B2 JP 5419525 B2 JP5419525 B2 JP 5419525B2 JP 2009092014 A JP2009092014 A JP 2009092014A JP 2009092014 A JP2009092014 A JP 2009092014A JP 5419525 B2 JP5419525 B2 JP 5419525B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- semiconductor substrate
- barrier metal
- metal pattern
- pattern layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009092014A JP5419525B2 (ja) | 2009-04-06 | 2009-04-06 | 半導体装置及びその製造方法 |
| US12/752,736 US8598684B2 (en) | 2009-04-06 | 2010-04-01 | Semiconductor device, and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009092014A JP5419525B2 (ja) | 2009-04-06 | 2009-04-06 | 半導体装置及びその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010245263A JP2010245263A (ja) | 2010-10-28 |
| JP2010245263A5 JP2010245263A5 (enExample) | 2012-04-05 |
| JP5419525B2 true JP5419525B2 (ja) | 2014-02-19 |
Family
ID=43097963
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009092014A Active JP5419525B2 (ja) | 2009-04-06 | 2009-04-06 | 半導体装置及びその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5419525B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012090292A1 (ja) * | 2010-12-28 | 2012-07-05 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
| KR101278442B1 (ko) | 2012-01-19 | 2013-07-01 | 한국과학기술원 | 관통 실리콘 비아를 이용한 수동 이퀄라이저를 구비하는 인터포저, 그 제조 방법, 인터포저를 포함하는 적층 칩 패키지, 및 그 제조 방법 |
| JP2015153978A (ja) * | 2014-02-18 | 2015-08-24 | キヤノン株式会社 | 貫通配線の作製方法 |
| EP3118892B1 (en) * | 2014-03-12 | 2018-05-02 | Thruchip Japan Inc. | Laminated semiconductor integrated circuit device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4131648B2 (ja) * | 2002-07-10 | 2008-08-13 | 株式会社東芝 | 半導体装置および半導体装置の製造方法 |
| JP4327644B2 (ja) * | 2004-03-31 | 2009-09-09 | Necエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP2006278646A (ja) * | 2005-03-29 | 2006-10-12 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
| JP5394617B2 (ja) * | 2006-06-16 | 2014-01-22 | 新光電気工業株式会社 | 半導体装置及び半導体装置の製造方法及び基板 |
-
2009
- 2009-04-06 JP JP2009092014A patent/JP5419525B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2010245263A (ja) | 2010-10-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6498089B2 (en) | Semiconductor integrated circuit device with moisture-proof ring and its manufacture method | |
| US7932602B2 (en) | Metal sealed wafer level CSP | |
| CN103296007B (zh) | 用于传导垫的保护层及其形成方法 | |
| JP5419547B2 (ja) | 半導体装置及びその製造方法 | |
| KR100785605B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| US20060249845A1 (en) | Semiconductor device and manufacturing method of the same | |
| JP5419525B2 (ja) | 半導体装置及びその製造方法 | |
| KR100469913B1 (ko) | 반도체소자의 제조방법 | |
| US8598684B2 (en) | Semiconductor device, and method of manufacturing the same | |
| US20050032320A1 (en) | Method for manufacturing a semiconductor device and a semiconductor device manufactured thereby | |
| US6995055B2 (en) | Structure of a semiconductor integrated circuit and method of manufacturing the same | |
| US7638403B2 (en) | Manufacturing method of integrated circuit structure | |
| US6204128B1 (en) | Method for fabricating semiconductor device | |
| US8384150B2 (en) | Vertical double diffused MOS transistor with a trench gate structure | |
| JP6367151B2 (ja) | 半導体装置の製造方法 | |
| JP3295393B2 (ja) | 半導体装置の製造方法 | |
| JP5220988B2 (ja) | 半導体装置 | |
| CN100508181C (zh) | 半导体器件 | |
| CN101060119B (zh) | 集成电路结构及其制造方法 | |
| US7566594B2 (en) | Fabricating method of semiconductor device | |
| JP2005136270A (ja) | 縦型mosfetを備えた半導体装置 | |
| JP3116889B2 (ja) | 半導体装置の製造方法 | |
| KR100356828B1 (ko) | 반도체장치의 제조방법 | |
| JP2019021745A (ja) | 半導体装置及びその製造方法 | |
| TWI473212B (zh) | 積體電路結構及其製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120215 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120215 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130926 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131001 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131025 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131112 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131119 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5419525 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |