JP5404685B2 - 不揮発性半導体記憶装置 - Google Patents
不揮発性半導体記憶装置 Download PDFInfo
- Publication number
- JP5404685B2 JP5404685B2 JP2011084762A JP2011084762A JP5404685B2 JP 5404685 B2 JP5404685 B2 JP 5404685B2 JP 2011084762 A JP2011084762 A JP 2011084762A JP 2011084762 A JP2011084762 A JP 2011084762A JP 5404685 B2 JP5404685 B2 JP 5404685B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- read operation
- read
- memory cell
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
- G11C11/5628—Programming or writing circuits; Data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/08—Address circuits; Decoders; Word-line control circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
- G11C16/3427—Circuits or methods to prevent or reduce disturbance of the state of a memory cell when neighbouring cells are read or written
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
Priority Applications (16)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011084762A JP5404685B2 (ja) | 2011-04-06 | 2011-04-06 | 不揮発性半導体記憶装置 |
| US13/246,004 US8385126B2 (en) | 2011-04-06 | 2011-09-27 | Nonvolatile semiconductor memory device |
| US13/749,029 US8649221B2 (en) | 2011-04-06 | 2013-01-24 | Nonvolatile semiconductor memory device |
| US14/088,744 US9025387B2 (en) | 2011-04-06 | 2013-11-25 | Nonvolatile semiconductor memory device |
| US14/677,111 US9472295B2 (en) | 2011-04-06 | 2015-04-02 | Nonvolatile semiconductor memory device |
| US15/263,518 US9691489B2 (en) | 2011-04-06 | 2016-09-13 | Nonvolatile semiconductor memory device with first and second read operations with different read voltages |
| US15/598,554 US9947415B2 (en) | 2011-04-06 | 2017-05-18 | Nonvolatile semiconductor memory device having a control circuit that controls voltage applied to non-selected word lines connected to unselected memory cells |
| US15/915,129 US10186321B2 (en) | 2011-04-06 | 2018-03-08 | Nonvolatile semiconductor memory device |
| US16/209,520 US10490286B2 (en) | 2011-04-06 | 2018-12-04 | Electrically-rewritable nonvolatile semiconductor memory device |
| US16/597,242 US10818362B2 (en) | 2011-04-06 | 2019-10-09 | Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage |
| US17/026,904 US11004520B2 (en) | 2011-04-06 | 2020-09-21 | Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage |
| US17/219,003 US11621041B2 (en) | 2011-04-06 | 2021-03-31 | Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage |
| US18/173,211 US11817155B2 (en) | 2011-04-06 | 2023-02-23 | Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage |
| US18/467,793 US12068040B2 (en) | 2011-04-06 | 2023-09-15 | Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage |
| US18/752,870 US12322454B2 (en) | 2011-04-06 | 2024-06-25 | Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage |
| US19/196,186 US20250273276A1 (en) | 2011-04-06 | 2025-05-01 | Nonvolatile semiconductor memory device including a memory cell array and a control circuit applying a reading voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011084762A JP5404685B2 (ja) | 2011-04-06 | 2011-04-06 | 不揮発性半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2012221522A JP2012221522A (ja) | 2012-11-12 |
| JP2012221522A5 JP2012221522A5 (enExample) | 2013-03-28 |
| JP5404685B2 true JP5404685B2 (ja) | 2014-02-05 |
Family
ID=46966025
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2011084762A Active JP5404685B2 (ja) | 2011-04-06 | 2011-04-06 | 不揮発性半導体記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (15) | US8385126B2 (enExample) |
| JP (1) | JP5404685B2 (enExample) |
Families Citing this family (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102859239B (zh) * | 2010-02-18 | 2014-08-13 | 丰田自动车株式会社 | 车辆用换档控制装置 |
| US8358542B2 (en) | 2011-01-14 | 2013-01-22 | Micron Technology, Inc. | Methods, devices, and systems for adjusting sensing voltages in devices |
| JP5404685B2 (ja) | 2011-04-06 | 2014-02-05 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP5254413B2 (ja) * | 2011-09-22 | 2013-08-07 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| KR20130045495A (ko) * | 2011-10-26 | 2013-05-06 | 에스케이하이닉스 주식회사 | 불휘발성 메모리 장치 및 그것의 읽기 방법 |
| JP2013200932A (ja) * | 2012-03-26 | 2013-10-03 | Toshiba Corp | 不揮発性半導体記憶装置 |
| TWI494930B (zh) * | 2012-05-03 | 2015-08-01 | Macronix Int Co Ltd | 記憶體裝置之數個操作 |
| US9007842B2 (en) * | 2013-03-12 | 2015-04-14 | Seagate Technology Llc | Retention detection and/or channel tracking policy in a flash memory based storage system |
| WO2015004714A1 (ja) | 2013-07-08 | 2015-01-15 | 株式会社 東芝 | 半導体記憶装置 |
| KR102065664B1 (ko) * | 2013-08-09 | 2020-01-13 | 삼성전자 주식회사 | 메모리 장치의 열화 상태 추정 방법 및 이를 이용한 메모리 시스템에서의 웨어 레벨링 방법 |
| TWI601152B (zh) * | 2013-08-19 | 2017-10-01 | Toshiba Memory Corp | Semiconductor memory device |
| JP2015176612A (ja) | 2014-03-13 | 2015-10-05 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| US9672102B2 (en) * | 2014-06-25 | 2017-06-06 | Intel Corporation | NAND memory devices systems, and methods using pre-read error recovery protocols of upper and lower pages |
| KR20160011939A (ko) * | 2014-07-23 | 2016-02-02 | 에스케이하이닉스 주식회사 | 데이터 저장 장치 및 그것의 동작 방법 |
| KR20160043579A (ko) * | 2014-10-13 | 2016-04-22 | 삼성전자주식회사 | 반도체 장치의 사용시간 매니징 방법 및 그에 따른 사용시간 매니징 부를 구비한 반도체 장치 |
| US9928138B2 (en) * | 2015-02-17 | 2018-03-27 | Toshiba Memory Corporation | Memory system |
| WO2016203631A1 (ja) * | 2015-06-19 | 2016-12-22 | 株式会社日立製作所 | フラッシュメモリデバイス |
| JP2017054562A (ja) * | 2015-09-08 | 2017-03-16 | 株式会社東芝 | 半導体記憶装置 |
| JP6581019B2 (ja) | 2016-03-02 | 2019-09-25 | 東芝メモリ株式会社 | 半導体記憶装置 |
| US9711231B1 (en) * | 2016-06-24 | 2017-07-18 | Sandisk Technologies Llc | System solution for first read issue using time dependent read voltages |
| US9953709B2 (en) * | 2016-09-06 | 2018-04-24 | Toshiba Memory Corporation | Semiconductor memory device and memory system |
| US10262743B2 (en) | 2016-10-25 | 2019-04-16 | Sandisk Technologies Llc | Command sequence for first read solution for memory |
| US9952944B1 (en) | 2016-10-25 | 2018-04-24 | Sandisk Technologies Llc | First read solution for memory |
| CN109215716B (zh) * | 2017-07-05 | 2021-01-19 | 北京兆易创新科技股份有限公司 | 提高nand型浮栅存储器可靠性的方法及装置 |
| US10347315B2 (en) | 2017-10-31 | 2019-07-09 | Sandisk Technologies Llc | Group read refresh |
| US11682463B2 (en) | 2018-01-10 | 2023-06-20 | Samsung Electronics Co., Ltd. | Memory device |
| KR102443034B1 (ko) * | 2018-01-10 | 2022-09-14 | 삼성전자주식회사 | 메모리 장치 |
| US10726926B2 (en) * | 2018-09-29 | 2020-07-28 | Sandisk Technologies Llp | Hot-cold VTH mismatch using VREAD modulation |
| CN111444038B (zh) * | 2020-03-28 | 2021-08-10 | 华中科技大学 | 闪存存储器可靠性的实时检测方法、检测设备及存储系统 |
| JP7646508B2 (ja) * | 2021-09-15 | 2025-03-17 | キオクシア株式会社 | メモリシステム |
| TWI829271B (zh) * | 2021-09-17 | 2024-01-11 | 日商鎧俠股份有限公司 | 半導體記憶體裝置 |
| US12020751B2 (en) * | 2022-04-06 | 2024-06-25 | Western Digital Technologies, Inc. | Read threshold calibration for cross-temperature long, sequential reads |
Family Cites Families (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH03216894A (ja) | 1990-01-19 | 1991-09-24 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP3216894B2 (ja) | 1991-11-22 | 2001-10-09 | 住友電気工業株式会社 | 通信システムにおける通信制御装置のアドレス番号自動設定方法 |
| JP2003216894A (ja) | 2002-01-18 | 2003-07-31 | Fujitsu Ltd | ドロップアウト処理装置およびドロップアウト処理プログラム |
| JP3913704B2 (ja) | 2003-04-22 | 2007-05-09 | 株式会社東芝 | 不揮発性半導体記憶装置及びこれを用いた電子装置 |
| JP4768256B2 (ja) | 2004-12-16 | 2011-09-07 | 株式会社東芝 | 半導体記憶装置 |
| ATE496374T1 (de) * | 2006-03-03 | 2011-02-15 | Sandisk Corp | Leseverfahren für nichtflüchtigen speicher mit kompensation der floating-gate kopplung |
| US8075404B2 (en) * | 2006-07-03 | 2011-12-13 | Microsoft Corporation | Multi-player gaming |
| US7894269B2 (en) * | 2006-07-20 | 2011-02-22 | Sandisk Corporation | Nonvolatile memory and method for compensating during programming for perturbing charges of neighboring cells |
| US7558117B2 (en) * | 2007-08-30 | 2009-07-07 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
| JP4564521B2 (ja) * | 2007-09-06 | 2010-10-20 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP4510060B2 (ja) | 2007-09-14 | 2010-07-21 | 株式会社東芝 | 不揮発性半導体記憶装置の読み出し/書き込み制御方法 |
| US7663932B2 (en) * | 2007-12-27 | 2010-02-16 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device |
| JP2009230818A (ja) | 2008-03-24 | 2009-10-08 | Toshiba Corp | 半導体記憶装置 |
| KR101506336B1 (ko) * | 2008-10-10 | 2015-03-27 | 삼성전자주식회사 | 산화막 복구 기능을 갖는 비휘발성 메모리 장치 그리고 그것의 블록 관리 방법 |
| EP2411982A2 (en) * | 2009-03-24 | 2012-02-01 | Rambus Inc. | Pulse control for nonvolatile memory |
| JP4913191B2 (ja) * | 2009-09-25 | 2012-04-11 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP5349256B2 (ja) | 2009-11-06 | 2013-11-20 | 株式会社東芝 | メモリシステム |
| JP2010055746A (ja) * | 2009-12-07 | 2010-03-11 | Toshiba Corp | 記憶媒体再生装置、記憶媒体再生方法および記憶媒体再生プログラム |
| JP5268882B2 (ja) * | 2009-12-28 | 2013-08-21 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| US8819503B2 (en) * | 2010-07-02 | 2014-08-26 | Stec, Inc. | Apparatus and method for determining an operating condition of a memory cell based on cycle information |
| US8737136B2 (en) * | 2010-07-09 | 2014-05-27 | Stec, Inc. | Apparatus and method for determining a read level of a memory cell based on cycle information |
| JP2012027970A (ja) * | 2010-07-21 | 2012-02-09 | Toshiba Corp | 不揮発性半導体記憶装置 |
| JP5595901B2 (ja) * | 2010-12-28 | 2014-09-24 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP5404685B2 (ja) * | 2011-04-06 | 2014-02-05 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| JP5624510B2 (ja) * | 2011-04-08 | 2014-11-12 | 株式会社東芝 | 記憶装置、記憶システム及び認証方法 |
| JP2013012267A (ja) * | 2011-06-29 | 2013-01-17 | Toshiba Corp | 不揮発性半導体記憶装置 |
-
2011
- 2011-04-06 JP JP2011084762A patent/JP5404685B2/ja active Active
- 2011-09-27 US US13/246,004 patent/US8385126B2/en active Active
-
2013
- 2013-01-24 US US13/749,029 patent/US8649221B2/en active Active
- 2013-11-25 US US14/088,744 patent/US9025387B2/en active Active
-
2015
- 2015-04-02 US US14/677,111 patent/US9472295B2/en active Active
-
2016
- 2016-09-13 US US15/263,518 patent/US9691489B2/en active Active
-
2017
- 2017-05-18 US US15/598,554 patent/US9947415B2/en active Active
-
2018
- 2018-03-08 US US15/915,129 patent/US10186321B2/en active Active
- 2018-12-04 US US16/209,520 patent/US10490286B2/en active Active
-
2019
- 2019-10-09 US US16/597,242 patent/US10818362B2/en active Active
-
2020
- 2020-09-21 US US17/026,904 patent/US11004520B2/en active Active
-
2021
- 2021-03-31 US US17/219,003 patent/US11621041B2/en active Active
-
2023
- 2023-02-23 US US18/173,211 patent/US11817155B2/en active Active
- 2023-09-15 US US18/467,793 patent/US12068040B2/en active Active
-
2024
- 2024-06-25 US US18/752,870 patent/US12322454B2/en active Active
-
2025
- 2025-05-01 US US19/196,186 patent/US20250273276A1/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| US20200043558A1 (en) | 2020-02-06 |
| JP2012221522A (ja) | 2012-11-12 |
| US20150213903A1 (en) | 2015-07-30 |
| US8649221B2 (en) | 2014-02-11 |
| US20190108885A1 (en) | 2019-04-11 |
| US9947415B2 (en) | 2018-04-17 |
| US9691489B2 (en) | 2017-06-27 |
| US20160379717A1 (en) | 2016-12-29 |
| US20120257453A1 (en) | 2012-10-11 |
| US20240005999A1 (en) | 2024-01-04 |
| US10818362B2 (en) | 2020-10-27 |
| US11817155B2 (en) | 2023-11-14 |
| US12322454B2 (en) | 2025-06-03 |
| US9025387B2 (en) | 2015-05-05 |
| US20210217481A1 (en) | 2021-07-15 |
| US20180197616A1 (en) | 2018-07-12 |
| US20170256321A1 (en) | 2017-09-07 |
| US8385126B2 (en) | 2013-02-26 |
| US11004520B2 (en) | 2021-05-11 |
| US20210005270A1 (en) | 2021-01-07 |
| US12068040B2 (en) | 2024-08-20 |
| US20240347113A1 (en) | 2024-10-17 |
| US20140085988A1 (en) | 2014-03-27 |
| US20130135939A1 (en) | 2013-05-30 |
| US20230197167A1 (en) | 2023-06-22 |
| US10186321B2 (en) | 2019-01-22 |
| US9472295B2 (en) | 2016-10-18 |
| US11621041B2 (en) | 2023-04-04 |
| US10490286B2 (en) | 2019-11-26 |
| US20250273276A1 (en) | 2025-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5404685B2 (ja) | 不揮発性半導体記憶装置 | |
| US9064580B2 (en) | Nonvolatile semiconductor memory device and write-in method thereof | |
| US7532520B2 (en) | Semiconductor memory device and control method of the same | |
| JP5238741B2 (ja) | 不揮発性半導体記憶装置 | |
| JP2012195036A (ja) | 不揮発性半導体記憶装置 | |
| JP2014225310A (ja) | 不揮発性半導体記憶装置 | |
| JP2008027511A (ja) | 半導体記憶装置およびその制御方法 | |
| JP2013069388A (ja) | 不揮発性半導体記憶装置 | |
| JP2012155798A (ja) | 不揮発性半導体記憶装置 | |
| JP2012190523A (ja) | 不揮発性半導体記憶装置 | |
| JP2012123856A (ja) | 不揮発性半導体記憶装置 | |
| US8593879B2 (en) | Nonvolatile semiconductor memory device | |
| JP2014175025A (ja) | 不揮発性半導体記憶装置 | |
| JP2012027962A (ja) | 不揮発性記憶装置 | |
| JP2013145623A (ja) | 不揮発性半導体記憶装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130212 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130212 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20130212 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20130221 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20130226 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130423 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130624 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130723 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130917 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131008 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131029 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 5404685 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |