JP5267194B2 - 電子部品モジュール - Google Patents
電子部品モジュール Download PDFInfo
- Publication number
- JP5267194B2 JP5267194B2 JP2009037179A JP2009037179A JP5267194B2 JP 5267194 B2 JP5267194 B2 JP 5267194B2 JP 2009037179 A JP2009037179 A JP 2009037179A JP 2009037179 A JP2009037179 A JP 2009037179A JP 5267194 B2 JP5267194 B2 JP 5267194B2
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- substrate
- inspection
- terminal
- mounting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Description
10 基板
10a 表面
10b 裏面
20〜28 電子部品
20s〜27s 部品搭載領域
22t 実装エリア
30〜37 実装用端子
40 検査用端子
41 一部分
42 検査用端子
44 検査用端子
45 一部分
60 接合材
Claims (3)
- 基板に電子部品が搭載された電子部品モジュールであって、
前記基板には、前記電子部品を実装するための実装用端子と、検査用端子とが形成され、
前記検査用端子は、前記実装用端子に実装された前記電子部品と前記基板との間の部品搭載領域内に、当該検査用端子の少なくとも一部が形成され、
前記検査用端子は、当該検査用端子の少なくとも一部が形成された前記部品搭載領域を規定する前記電子部品を実装するための前記実装用端子とは、電気的に絶縁されていることを特徴とする、電子部品モジュール。 - 前記基板は一対の主面を有し、
前記基板の前記主面の一方側に形成された前記検査用端子は、前記基板の前記主面の他方側に形成された前記実装用端子に電気的に接続されていることを特徴とする、請求項1に記載の電子部品モジュール。 - 前記基板は、セラミック又は樹脂の層が積層された多層基板であることを特徴とする、請求項1又は2に記載の電子部品モジュール。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009037179A JP5267194B2 (ja) | 2009-02-19 | 2009-02-19 | 電子部品モジュール |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009037179A JP5267194B2 (ja) | 2009-02-19 | 2009-02-19 | 電子部品モジュール |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010192774A JP2010192774A (ja) | 2010-09-02 |
JP5267194B2 true JP5267194B2 (ja) | 2013-08-21 |
Family
ID=42818463
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009037179A Expired - Fee Related JP5267194B2 (ja) | 2009-02-19 | 2009-02-19 | 電子部品モジュール |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5267194B2 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6269661B2 (ja) * | 2013-05-08 | 2018-01-31 | 株式会社村田製作所 | 多層配線基板 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0837367A (ja) * | 1994-07-22 | 1996-02-06 | Matsushita Electric Ind Co Ltd | 半田バンプを備えた電子部品の検査方法及び基板 |
JP3874062B2 (ja) * | 2000-09-05 | 2007-01-31 | セイコーエプソン株式会社 | 半導体装置 |
JP2007266501A (ja) * | 2006-03-29 | 2007-10-11 | Toyota Motor Corp | 半導体装置の実装方法及び実装基板 |
-
2009
- 2009-02-19 JP JP2009037179A patent/JP5267194B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2010192774A (ja) | 2010-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2007123466A (ja) | 積層半導体装置及び積層半導体装置の下層モジュール | |
JP4934022B2 (ja) | モジュール基板 | |
JP2001210954A (ja) | 多層基板 | |
JP4477697B2 (ja) | 表面実装用の水晶発振器 | |
US8148810B2 (en) | Semiconductor device, and inspection method thereof | |
US20080158839A1 (en) | Printed Wiring Board, Printed Circuit Board, and Method of Inspecting Joint of Printed Circuit Board | |
JP5267194B2 (ja) | 電子部品モジュール | |
JP2907127B2 (ja) | マルチチップモジュール | |
JP2009188325A (ja) | 半導体パッケージおよび半導体パッケージの製造方法 | |
WO2017088286A1 (zh) | 一种倒装芯片的倒装封装结构及倒装芯片 | |
US7952186B2 (en) | Semiconductor package land grid array substrate and plurality of first and second electrodes | |
JP4179234B2 (ja) | 半導体装置 | |
JP2008311243A (ja) | 部品内蔵基板、部品内蔵基板を備えた電子機器、および、部品内蔵基板の製造方法 | |
JP2006080564A (ja) | 半導体装置のパッケージ構造 | |
JP3842272B2 (ja) | インターポーザー、半導体チップマウントサブ基板および半導体パッケージ | |
JP2004311535A (ja) | チップサイズパッケージ半導体装置 | |
JP2010129716A (ja) | 半導体装置及び半導体装置の接続確認方法 | |
JP2009141082A (ja) | 半導体装置 | |
JP2020004858A (ja) | プリント配線基板、及び、プリント回路基板 | |
JP2008196990A (ja) | 半導体装置及び複合基板 | |
JP2010080770A (ja) | 電子回路モジュールおよびその検査方法 | |
JP2009123781A (ja) | 回路モジュール | |
JP2005260385A (ja) | 電子部品及びその製造方法 | |
JP2005347710A (ja) | 表面実装型電子部品、プリント配線板及び実装基板 | |
JP2006222375A (ja) | 半導体チップ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20111216 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120612 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120626 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120820 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130312 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130314 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130409 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130422 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 5267194 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |