JP5160528B2 - 電磁気バンドギャップ構造を用いたemiノイズ低減基板 - Google Patents
電磁気バンドギャップ構造を用いたemiノイズ低減基板 Download PDFInfo
- Publication number
- JP5160528B2 JP5160528B2 JP2009273961A JP2009273961A JP5160528B2 JP 5160528 B2 JP5160528 B2 JP 5160528B2 JP 2009273961 A JP2009273961 A JP 2009273961A JP 2009273961 A JP2009273961 A JP 2009273961A JP 5160528 B2 JP5160528 B2 JP 5160528B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- substrate
- emi noise
- noise reduction
- electromagnetic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000009467 reduction Effects 0.000 title claims abstract description 46
- 239000000758 substrate Substances 0.000 title claims description 146
- 230000000149 penetrating effect Effects 0.000 claims description 6
- 238000010030 laminating Methods 0.000 claims description 4
- 230000002441 reversible effect Effects 0.000 claims description 4
- 239000002184 metal Substances 0.000 description 158
- 238000012986 modification Methods 0.000 description 21
- 230000004048 modification Effects 0.000 description 21
- 238000010586 diagram Methods 0.000 description 14
- 230000008901 benefit Effects 0.000 description 8
- 238000013461 design Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 7
- 230000005855 radiation Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 5
- 238000005259 measurement Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 235000001674 Agaricus brunnescens Nutrition 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000000926 separation method Methods 0.000 description 3
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 238000012966 insertion method Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000001684 chronic effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
- H05K9/0071—Active shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0236—Electromagnetic band-gap structures
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
- H05K9/0007—Casings
- H05K9/002—Casings with localised screening
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
- H05K9/0064—Earth or grounding circuit
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/0929—Conductive planes
- H05K2201/09309—Core having two or more power planes; Capacitive laminate of two power planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09627—Special connections between adjacent vias, not for grounding vias
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Structure Of Printed Boards (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
720 誘電層
730 金属板
740 第1ステッチングビア
745 第2ステッチングビア
911,912 金属層
920 誘電層
930 第1金属板
935 第2金属板
941,942 ビア
943 接続パターン
950 金属線
Claims (15)
- 基板の内部から基板のエッジまで伝導されて基板の外部に放射されるEMIノイズが遮蔽されるように、帯域阻止周波数特性を有する電磁気バンドギャップ構造が基板の前記エッジに対応する基板の内部の位置に挿入され、
前記電磁気バンドギャップ構造は、
基板の前記エッジに沿って並んで位置する複数の導電板と、
一部分が前記導電板とは異なる平面上を経由して、前記導電板から前記EMIノイズの伝導方向に隣接位置する他の導電性領域と前記複数の導電板とをそれぞれ電気的に接続する第1ステッチングビアと、
一部分が前記導電板とは異なる平面上を経由して、前記導電板のうちの、互いに並んで位置する2つの前記導電板ごとに、当該2つの導電板間を電気的に接続する第2ステッチングビアと、を含み、
基板の前記エッジに対応する基板の内部の位置に全層に亘って、前記基板に存在する全てのエッジを閉曲線状に完全に囲む形態で基板の内部に挿入され、
前記第1ステッチングビアは、
一端が前記他の導電性領域に接続する第1ビアと、
一端が前記導電板に接続する第2ビアと、
前記導電板とは異なる平面上に位置し、一端が前記第1ビアの他端に接続し、他端が前記第2ビアの他端に接続する接続パターンと、を含み、
前記第2ステッチングビアは、
一端が前記2つの導電板のうちの1つに接続する第3ビアと、
一端が前記2つの導電板のうちの他の1つに接続する第4ビアと、
前記導電板とは異なる平面上に位置し、一端が前記第3ビアの他端に接続し、他端が前記第4ビアの他端に接続する接続パターンと、
を含むことを特徴とするEMIノイズ低減基板。 - 前記電磁気バンドギャップ構造は、複数の前記導電板が位置する平面を第1層とし、前記第1ステッチングビアの前記一部分が位置する平面を第2層とする2層構造を有し、
前記2層構造の電磁気バンドギャップ構造が基板の前記エッジに対応する基板の内部の位置に繰り返して積層挿入されることにより、2の倍数の層数の層構造に拡張されていることを特徴とする請求項1に記載のEMIノイズ低減基板。 - 4層構造に拡張された電磁気バンドギャップ構造が、1つの2層構造の電磁気バンドギャップ構造と他の1つの2層構造の電磁気バンドギャップ構造が同一の層配列順序を有するように繰り返し積層されて形成されていることを特徴とする請求項2に記載のEMIノイズ低減基板。
- 4層構造に拡張された電磁気バンドギャップ構造が、1つの2層構造の電磁気バンドギャップ構造と他の1つの2層構造の電磁気バンドギャップ構造が逆の層配列順序を有するように繰り返し積層されて形成されていることを特徴とする請求項2に記載のEMIノイズ低減基板。
- 前記2層構造の電磁気バンドギャップ構造が、2つ以上繰り返し積層されて4層以上の構造に拡張されており、前記2層構造の電磁気バンドギャップ構造における前記第1ステッチングビアを構成するそれぞれのビアの位置に、前記4層以上に拡張された電磁気バンドギャップ構造の全体を一括して貫通するPTHが位置していることを特徴とする請求項2に記載のEMIノイズ低減基板。
- 前記電磁気バンドギャップ構造は、
基板の前記エッジに沿って並んで位置する複数の第1導電板と、
前記第1導電板と異なる平面上で前記第1導電板のそれぞれとオーバーラップするように位置する複数の第2導電板と、
互いにオーバーラップして位置する前記第1導電板と前記第2導電板との間をそれぞれ電気的に接続する第1ビアと、
前記第1導電板から前記EMIノイズの伝導方向に隣接して位置する他の導電性領域と一端が電気的に接続している第2ビアと、
前記他の導電性領域と前記第2導電板との間がそれぞれ電気的に接続されるように、一端が前記第2ビアの他端に接続し、他端が前記第2導電板に接続する接続パターンと、
を含むことを特徴とする請求項1に記載のEMIノイズ低減基板。 - 前記電磁気バンドギャップ構造が、
前記第2導電板のうちの互いに隣接する2つごとに当該第2導電板の間を電気的に接続する導電線をさらに含むことを特徴とする請求項6に記載のEMIノイズ低減基板。 - 前記電磁気バンドギャップ構造が、
互いにオーバーラップして位置する前記第1導電板と前記第2導電板との間をそれぞれ電気的に接続しており、前記導電線と隣接する位置に形成されている第3ビアをさらに含むことを特徴とする請求項7に記載のEMIノイズ低減基板。 - 前記第1導電板と前記第2導電板との間には誘電層が介在していることを特徴とする請求項6に記載のEMIノイズ低減基板。
- 前記電磁気バンドギャップ構造は、前記第1導電板が位置する平面を第1層とし、前記第2導電板及び前記接続パターンが位置する平面を第2層とする2層構造を有し、
前記2層構造の電磁気バンドギャップ構造が基板の前記エッジに対応する位置の基板内部に繰り返し積層挿入されることにより、2の倍数の層数の層構造に拡張されていることを特徴とする請求項6に記載のEMIノイズ低減基板。 - 4層構造に拡張された電磁気バンドギャップ構造は、1つの2層構造の電磁気バンドギャップ構造と他の1つの2層構造の電磁気バンドギャップ構造が同一の層配列順序を有するように繰り返し積層されて形成されていることを特徴とする請求項10に記載のEMIノイズ低減基板。
- 4層構造に拡張された電磁気バンドギャップ構造は、1つの2層構造の電磁気バンドギャップ構造と他の1つの2層構造の電磁気バンドギャップ構造が逆の層配列順序を有するように繰り返し積層されて形成されることを特徴とする請求項10に記載のEMIノイズ低減基板。
- 前記2層構造の電磁気バンドギャップ構造が2つ以上繰り返し積層されて4層以上の構造に拡張されており、前記2層構造の電磁気バンドギャップ構造におけるそれぞれの前記ビアの位置には、前記4層以上に拡張された電磁気バンドギャップ構造の全体を一括して貫通するPTHが位置していることを特徴とする請求項10に記載のEMIノイズ低減基板。
- 前記電磁気バンドギャップ構造は、基板の前記エッジに対応する基板内部の位置に全層に亘って挿入されていることを特徴とする請求項6から13の何れか1項に記載のEMIノイズ低減基板。
- 前記電磁気バンドギャップ構造は、前記基板に存在する全てのエッジを閉曲線状に完全に囲む形態で基板内部に挿入されていることを特徴とする請求項6から13の何れか1項に記載のEMIノイズ低減基板。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020090015332A KR101038234B1 (ko) | 2009-02-24 | 2009-02-24 | 전자기 밴드갭 구조를 이용한 emi 노이즈 저감 기판 |
KR10-2009-0015332 | 2009-02-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010199550A JP2010199550A (ja) | 2010-09-09 |
JP5160528B2 true JP5160528B2 (ja) | 2013-03-13 |
Family
ID=42629962
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009273961A Active JP5160528B2 (ja) | 2009-02-24 | 2009-12-01 | 電磁気バンドギャップ構造を用いたemiノイズ低減基板 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8232478B2 (ja) |
JP (1) | JP5160528B2 (ja) |
KR (1) | KR101038234B1 (ja) |
DE (1) | DE102009046926A1 (ja) |
TW (1) | TWI383736B (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019080029A (ja) * | 2017-10-19 | 2019-05-23 | サムソン エレクトロ−メカニックス カンパニーリミテッド. | 半導体パッケージ |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103222346B (zh) | 2010-08-30 | 2016-03-23 | 日本电气株式会社 | 互连衬底和电子设备 |
CN103081576B (zh) * | 2010-09-30 | 2015-11-25 | 日本电气株式会社 | 配线基板和电子设备 |
JP5794218B2 (ja) * | 2012-02-14 | 2015-10-14 | 株式会社村田製作所 | 高周波信号線路及びこれを備えた電子機器 |
US9433090B2 (en) | 2014-03-25 | 2016-08-30 | Microsoft Technology Licensing, Llc | Edge plated printed circuit board |
US9479362B2 (en) | 2014-08-29 | 2016-10-25 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Differential transmission line with common mode notch filter |
US9118516B1 (en) | 2014-08-29 | 2015-08-25 | International Business Machines Corporation | Differential transmission line with common mode notch filter |
KR102528687B1 (ko) * | 2016-09-06 | 2023-05-08 | 한국전자통신연구원 | 전자기 밴드갭 구조물 및 그 제조 방법 |
TWI645774B (zh) * | 2018-05-18 | 2018-12-21 | 瑞昱半導體股份有限公司 | 立體電磁能隙電路 |
Family Cites Families (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5404118A (en) * | 1992-07-27 | 1995-04-04 | Murata Manufacturing Co., Ltd. | Band pass filter with resonator having spiral electrodes formed of coil electrodes on plurality of dielectric layers |
US5396397A (en) * | 1992-09-24 | 1995-03-07 | Hughes Aircraft Company | Field control and stability enhancement in multi-layer, 3-dimensional structures |
US5586011A (en) * | 1994-08-29 | 1996-12-17 | At&T Global Information Solutions Company | Side plated electromagnetic interference shield strip for a printed circuit board |
US6353540B1 (en) * | 1995-01-10 | 2002-03-05 | Hitachi, Ltd. | Low-EMI electronic apparatus, low-EMI circuit board, and method of manufacturing the low-EMI circuit board. |
JP3127792B2 (ja) * | 1995-07-19 | 2001-01-29 | 株式会社村田製作所 | Lc共振器およびlcフィルタ |
JPH0992539A (ja) * | 1995-09-22 | 1997-04-04 | Uniden Corp | 立体渦巻状インダクタ及びそれを用いた誘導結合フィルタ |
JP2877132B2 (ja) * | 1997-03-26 | 1999-03-31 | 日本電気株式会社 | 多層プリント基板とその製造方法 |
JPH1140915A (ja) * | 1997-05-22 | 1999-02-12 | Nec Corp | プリント配線板 |
JP3055136B2 (ja) * | 1998-03-16 | 2000-06-26 | 日本電気株式会社 | プリント回路基板 |
US6262495B1 (en) * | 1998-03-30 | 2001-07-17 | The Regents Of The University Of California | Circuit and method for eliminating surface currents on metals |
JP3651553B2 (ja) * | 1998-04-10 | 2005-05-25 | 富士通株式会社 | モバイル型情報処理装置 |
JP2000049487A (ja) * | 1998-07-29 | 2000-02-18 | Hitachi Ltd | 電磁波吸収方法および電磁波吸収装置ならびに電子部品および電子機器 |
JP3255151B2 (ja) * | 1999-05-11 | 2002-02-12 | 日本電気株式会社 | 多層プリント回路基板 |
JP2001068801A (ja) * | 1999-08-27 | 2001-03-16 | Sony Corp | プリント配線板 |
US6493861B1 (en) * | 1999-12-28 | 2002-12-10 | Intel Corporation | Interconnected series of plated through hole vias and method of fabrication therefor |
US6429504B1 (en) * | 2000-05-16 | 2002-08-06 | Tyco Electronics Corporation | Multilayer spiral inductor and integrated circuits incorporating the same |
US6384797B1 (en) * | 2000-08-01 | 2002-05-07 | Hrl Laboratories, Llc | Reconfigurable antenna for multiple band, beam-switching operation |
US6512494B1 (en) * | 2000-10-04 | 2003-01-28 | E-Tenna Corporation | Multi-resonant, high-impedance electromagnetic surfaces |
US6483481B1 (en) * | 2000-11-14 | 2002-11-19 | Hrl Laboratories, Llc | Textured surface having high electromagnetic impedance in multiple frequency bands |
US6897831B2 (en) * | 2001-04-30 | 2005-05-24 | Titan Aerospace Electronic Division | Reconfigurable artificial magnetic conductor |
US7016490B2 (en) * | 2001-05-21 | 2006-03-21 | Conexant Systems, Inc. | Circuit board capacitor structure for forming a high voltage isolation barrier |
US7071889B2 (en) * | 2001-08-06 | 2006-07-04 | Actiontec Electronics, Inc. | Low frequency enhanced frequency selective surface technology and applications |
US6906682B2 (en) * | 2001-08-23 | 2005-06-14 | Broadcom Corporation | Apparatus for generating a magnetic interface and applications of the same |
US6917343B2 (en) * | 2001-09-19 | 2005-07-12 | Titan Aerospace Electronics Division | Broadband antennas over electronically reconfigurable artificial magnetic conductor surfaces |
US6847282B2 (en) * | 2001-10-19 | 2005-01-25 | Broadcom Corporation | Multiple layer inductor and method of making the same |
JP2004032232A (ja) * | 2002-06-25 | 2004-01-29 | Toppan Printing Co Ltd | 伝送線路フィルター |
JP2004104420A (ja) * | 2002-09-09 | 2004-04-02 | Fujitsu Ten Ltd | 信号伝送回路および電子機器 |
US6952190B2 (en) * | 2002-10-16 | 2005-10-04 | Hrl Laboratories, Llc | Low profile slot antenna using backside fed frequency selective surface |
US6806793B2 (en) * | 2002-12-13 | 2004-10-19 | International Business Machines Corporation | MLC frequency selective circuit structures |
US6933895B2 (en) * | 2003-02-14 | 2005-08-23 | E-Tenna Corporation | Narrow reactive edge treatments and method for fabrication |
US7215007B2 (en) * | 2003-06-09 | 2007-05-08 | Wemtec, Inc. | Circuit and method for suppression of electromagnetic coupling and switching noise in multilayer printed circuit boards |
US20050104678A1 (en) * | 2003-09-11 | 2005-05-19 | Shahrooz Shahparnia | System and method for noise mitigation in high speed printed circuit boards using electromagnetic bandgap structures |
US6970057B2 (en) * | 2004-04-02 | 2005-11-29 | Chi Mei Communication Systems, Inc. | Lowpass filter formed in a multi-layer ceramic |
EP1775765B1 (en) * | 2004-06-28 | 2018-05-02 | Mitsubishi Electric Corporation | Multilayer dielectric substrate and semiconductor package |
WO2006011320A1 (ja) * | 2004-07-30 | 2006-02-02 | Murata Manufacturing Co., Ltd. | 複合型電子部品及びその製造方法 |
TWI301747B (en) * | 2004-08-20 | 2008-10-01 | Hon Hai Prec Ind Co Ltd | Shell structure having anti-emi function |
US7215301B2 (en) * | 2004-09-08 | 2007-05-08 | Georgia Tech Research Corporation | Electromagnetic bandgap structure for isolation in mixed-signal systems |
JP2006108434A (ja) | 2004-10-06 | 2006-04-20 | Toshiba Matsushita Display Technology Co Ltd | 駆動回路基板 |
KR100688858B1 (ko) * | 2004-12-30 | 2007-03-02 | 삼성전기주식회사 | 스파이럴 3차원 인덕터를 내장한 인쇄회로기판 및 그 제조방법 |
TW200701877A (en) * | 2005-06-24 | 2007-01-01 | Inventec Appliances Corp | Device of suppressing electro–magnetic interference |
JP2007088102A (ja) * | 2005-09-20 | 2007-04-05 | Fuji Xerox Co Ltd | プリント基板 |
JP2007129565A (ja) * | 2005-11-04 | 2007-05-24 | Alps Electric Co Ltd | ローパスフィルタ |
US7423608B2 (en) * | 2005-12-20 | 2008-09-09 | Motorola, Inc. | High impedance electromagnetic surface and method |
KR100731544B1 (ko) * | 2006-04-13 | 2007-06-22 | 한국전자통신연구원 | 다층배선 코플래너 웨이브가이드 |
JP2008010859A (ja) * | 2006-06-02 | 2008-01-17 | Renesas Technology Corp | 半導体装置 |
JP2008160589A (ja) * | 2006-12-25 | 2008-07-10 | Toshiba Corp | 高インピーダンス基板、アンテナ装置および携帯無線装置 |
KR20080061950A (ko) * | 2006-12-28 | 2008-07-03 | 주식회사 하이닉스반도체 | 전자기 밴드갭 전원 전달 시스템을 가진 멀티 레이어 기판 |
KR101335987B1 (ko) * | 2007-01-11 | 2013-12-04 | 삼성전자주식회사 | 다층 인쇄회로기판 |
JP4755209B2 (ja) * | 2007-02-01 | 2011-08-24 | サムソン エレクトロ−メカニックス カンパニーリミテッド. | 電磁気バンドギャップ構造物及び印刷回路基板 |
JP5019033B2 (ja) * | 2007-03-16 | 2012-09-05 | 日本電気株式会社 | コモンモード電流抑制ebgフィルタ |
KR100851075B1 (ko) * | 2007-04-30 | 2008-08-12 | 삼성전기주식회사 | 전자기 밴드갭 구조물 및 인쇄회로기판 |
KR100851076B1 (ko) * | 2007-04-30 | 2008-08-12 | 삼성전기주식회사 | 전자기 밴드갭 구조물 및 인쇄회로기판 |
KR100851065B1 (ko) * | 2007-04-30 | 2008-08-12 | 삼성전기주식회사 | 전자기 밴드갭 구조물 및 인쇄회로기판 |
TWI339548B (en) * | 2007-06-01 | 2011-03-21 | Ind Tech Res Inst | Inductor devices |
KR100838246B1 (ko) * | 2007-06-22 | 2008-06-17 | 삼성전기주식회사 | 전자기 밴드갭 구조물이 구비된 인쇄회로기판 |
KR100838244B1 (ko) * | 2007-06-22 | 2008-06-17 | 삼성전기주식회사 | 전자기 밴드갭 구조물 및 인쇄회로기판 |
US8158889B2 (en) * | 2007-06-22 | 2012-04-17 | Samsung Electro-Mechanics Co., Ltd. | Electromagnetic bandgap structure and printed circuit board |
US20090002952A1 (en) * | 2007-06-28 | 2009-01-01 | Ralph Mesmer | Interference mitigation |
JP5111282B2 (ja) * | 2007-08-07 | 2013-01-09 | サムソン エレクトロ−メカニックス カンパニーリミテッド. | 電磁気バンドギャップ構造物及び印刷回路基板 |
KR100895032B1 (ko) | 2007-08-08 | 2009-04-24 | 세메스 주식회사 | 스핀 헤드 |
TWI345243B (en) * | 2007-08-14 | 2011-07-11 | Ind Tech Res Inst | Inter-helix inductor devices |
DE102008045055A1 (de) * | 2007-12-07 | 2009-06-10 | Samsung Electro-Mechanics Co., Ltd., Suwon | Elektromagnetische Bandgap-Struktur und Leiterplatte |
US8134425B2 (en) * | 2007-12-13 | 2012-03-13 | Broadcom Corporation | Method and system for filters embedded in an integrated circuit package |
US8354975B2 (en) * | 2007-12-26 | 2013-01-15 | Nec Corporation | Electromagnetic band gap element, and antenna and filter using the same |
US8077000B2 (en) * | 2008-01-21 | 2011-12-13 | Samsung Electro-Mechanics Co., Ltd. | Electromagnetic bandgap structure and printed circuit board |
US8164006B2 (en) * | 2008-03-19 | 2012-04-24 | Samsung Electro-Mechanics Co., Ltd. | Electromagnetic bandgap structure and printed circuit board |
US20090315156A1 (en) * | 2008-06-20 | 2009-12-24 | Harper Peter R | Packaged integrated circuit having conformal electromagnetic shields and methods to form the same |
-
2009
- 2009-02-24 KR KR1020090015332A patent/KR101038234B1/ko active IP Right Grant
- 2009-11-20 DE DE102009046926A patent/DE102009046926A1/de not_active Ceased
- 2009-12-01 JP JP2009273961A patent/JP5160528B2/ja active Active
- 2009-12-10 TW TW098142377A patent/TWI383736B/zh active
- 2009-12-31 US US12/654,766 patent/US8232478B2/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019080029A (ja) * | 2017-10-19 | 2019-05-23 | サムソン エレクトロ−メカニックス カンパニーリミテッド. | 半導体パッケージ |
Also Published As
Publication number | Publication date |
---|---|
US20100212951A1 (en) | 2010-08-26 |
KR101038234B1 (ko) | 2011-06-01 |
JP2010199550A (ja) | 2010-09-09 |
TW201032702A (en) | 2010-09-01 |
US8232478B2 (en) | 2012-07-31 |
DE102009046926A1 (de) | 2011-05-12 |
TWI383736B (zh) | 2013-01-21 |
KR20100096449A (ko) | 2010-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5160528B2 (ja) | 電磁気バンドギャップ構造を用いたemiノイズ低減基板 | |
US8699234B2 (en) | EMI noise shield board including electromagnetic bandgap structure | |
US7973619B2 (en) | Electro-magnetic bandgap structure | |
JP5164965B2 (ja) | Emiノイズ低減印刷回路基板 | |
KR101044789B1 (ko) | 전자기 밴드갭 구조물 및 회로 기판 | |
US8952265B2 (en) | Electromagnetic interference noise reduction package board | |
JP4808755B2 (ja) | 電磁気バンドギャップ構造物及び印刷回路基板 | |
KR101023541B1 (ko) | Emi 노이즈 저감 인쇄회로기판 | |
US9386689B2 (en) | Circuit board | |
KR20090060117A (ko) | 전자기 밴드갭 구조물 및 인쇄회로기판 | |
JP2009177130A (ja) | 電磁気バンドギャップ構造物及び印刷回路基板 | |
KR101018796B1 (ko) | 전자기 밴드갭 구조물 및 회로 기판 | |
US8253025B2 (en) | Printed circuit board having electromagnetic bandgap structure | |
KR101046716B1 (ko) | 전자기 밴드갭 구조물 및 회로 기판 | |
KR101018807B1 (ko) | 전자기 밴드갭 구조물 및 회로 기판 | |
KR101018785B1 (ko) | 전자기 밴드갭 구조물 및 회로 기판 | |
KR100999518B1 (ko) | 전자기 밴드갭 구조물 및 회로 기판 | |
KR101021552B1 (ko) | Emi 노이즈 저감 인쇄회로기판 | |
KR100999526B1 (ko) | 전자기 밴드갭 구조물 및 회로 기판 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120131 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120427 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20121204 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20121212 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5160528 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151221 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |