JP5049717B2 - 多層配線基板 - Google Patents

多層配線基板 Download PDF

Info

Publication number
JP5049717B2
JP5049717B2 JP2007244878A JP2007244878A JP5049717B2 JP 5049717 B2 JP5049717 B2 JP 5049717B2 JP 2007244878 A JP2007244878 A JP 2007244878A JP 2007244878 A JP2007244878 A JP 2007244878A JP 5049717 B2 JP5049717 B2 JP 5049717B2
Authority
JP
Japan
Prior art keywords
wiring board
multilayer wiring
ground plane
plane
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007244878A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009076721A5 (enExample
JP2009076721A (ja
Inventor
章夫 堀内
徳孝 松下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2007244878A priority Critical patent/JP5049717B2/ja
Publication of JP2009076721A publication Critical patent/JP2009076721A/ja
Publication of JP2009076721A5 publication Critical patent/JP2009076721A5/ja
Application granted granted Critical
Publication of JP5049717B2 publication Critical patent/JP5049717B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structure Of Printed Boards (AREA)
JP2007244878A 2007-09-21 2007-09-21 多層配線基板 Active JP5049717B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007244878A JP5049717B2 (ja) 2007-09-21 2007-09-21 多層配線基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007244878A JP5049717B2 (ja) 2007-09-21 2007-09-21 多層配線基板

Publications (3)

Publication Number Publication Date
JP2009076721A JP2009076721A (ja) 2009-04-09
JP2009076721A5 JP2009076721A5 (enExample) 2010-09-30
JP5049717B2 true JP5049717B2 (ja) 2012-10-17

Family

ID=40611411

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007244878A Active JP5049717B2 (ja) 2007-09-21 2007-09-21 多層配線基板

Country Status (1)

Country Link
JP (1) JP5049717B2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5129783B2 (ja) * 2009-06-02 2013-01-30 日本特殊陶業株式会社 補強材付き配線基板及びその製造方法
JP2011124549A (ja) * 2009-11-11 2011-06-23 Canon Inc 半導体装置
JP5696549B2 (ja) 2011-03-22 2015-04-08 富士通セミコンダクター株式会社 配線基板
US9818682B2 (en) * 2014-12-03 2017-11-14 International Business Machines Corporation Laminate substrates having radial cut metallic planes
JP6105773B2 (ja) * 2016-02-19 2017-03-29 ルネサスエレクトロニクス株式会社 半導体装置
JP6613991B2 (ja) 2016-03-30 2019-12-04 富士通株式会社 配線基板の製造方法
JP7005186B2 (ja) * 2017-06-28 2022-01-21 京セラ株式会社 電子素子実装用基板、電子装置および電子モジュール

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000114676A (ja) * 1998-10-05 2000-04-21 Hitachi Media Electoronics Co Ltd 高周波モジュール
JP2001015638A (ja) * 1999-06-30 2001-01-19 Mitsumi Electric Co Ltd Ｉｃパッケージの基板
JP2001237505A (ja) * 2000-02-22 2001-08-31 Oki Electric Ind Co Ltd 多層プリント回路基板
JP2002111145A (ja) * 2000-09-29 2002-04-12 Kyocera Corp 回路基板
JP2003110203A (ja) * 2001-09-28 2003-04-11 Kyocera Corp 多数個取り配線基板およびその製造方法
JP2006114623A (ja) * 2004-10-13 2006-04-27 Nec Toppan Circuit Solutions Inc 基板モジュール及び印刷配線板並びにこれを用いた電子装置
JP4566046B2 (ja) * 2005-03-30 2010-10-20 京セラ株式会社 多数個取り配線基板

Also Published As

Publication number Publication date
JP2009076721A (ja) 2009-04-09

Similar Documents

Publication Publication Date Title
JP5049717B2 (ja) 多層配線基板
US8014154B2 (en) Circuit substrate for preventing warpage and package using the same
US8609997B2 (en) Multilayer wiring substrate
US8830689B2 (en) Interposer-embedded printed circuit board
US20080153324A1 (en) Circuit board structure having embedded semiconductor element and fabrication method thereof
US20110067901A1 (en) Package substrate
JP5230157B2 (ja) 反り防止のための回路基板及びその製造方法
JP5154611B2 (ja) 電子素子内蔵型印刷回路基板
US20130119537A1 (en) Semiconductor device and method of manufacturing the same
US8785787B2 (en) Metal-based circuit board
JP2005353835A (ja) 配線基板
US8975742B2 (en) Printed wiring board
US20050263884A1 (en) Multilayer printed wiring board and multilayer printed circuit board
US10314166B2 (en) Printed wiring board
JP7267089B2 (ja) 半導体装置
KR20150028031A (ko) 인쇄회로기판
JP5409135B2 (ja) パッケージ基板
JP2017152448A (ja) 多数個取り配線基板
US20250226329A1 (en) Chip package structure and manufacturing method thereof
TWI866092B (zh) 配線基板及安裝構造體
JP7645399B2 (ja) 配線基板
JP2005302969A (ja) 配線基板
JP2007123545A (ja) 半導体装置およびその製造方法
US20250183187A1 (en) Electronic device
JP7279781B2 (ja) 樹脂多層基板及び電子部品

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100812

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100812

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120119

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120124

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120323

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120703

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120723

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150727

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5049717

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150