JP5048480B2 - 使い捨てスペーサを隆起ソース／ドレイン処理に取り入れた半導体デバイスの製造方法 - Google Patents

使い捨てスペーサを隆起ソース／ドレイン処理に取り入れた半導体デバイスの製造方法 Download PDF

Info

Publication number
JP5048480B2
JP5048480B2 JP2007511381A JP2007511381A JP5048480B2 JP 5048480 B2 JP5048480 B2 JP 5048480B2 JP 2007511381 A JP2007511381 A JP 2007511381A JP 2007511381 A JP2007511381 A JP 2007511381A JP 5048480 B2 JP5048480 B2 JP 5048480B2
Authority
JP
Japan
Prior art keywords
spacer
gate electrode
silicon nitride
drain
liner
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007511381A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007536734A5 (enExample
JP2007536734A (ja
Inventor
チェン、ジアン
アール． モラ、ロード
エイ． ロソー、マーク
シホ、ヤスヒト
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2007536734A publication Critical patent/JP2007536734A/ja
Publication of JP2007536734A5 publication Critical patent/JP2007536734A5/ja
Application granted granted Critical
Publication of JP5048480B2 publication Critical patent/JP5048480B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/022—Manufacture or treatment of FETs having insulated gates [IGFET] having lightly-doped source or drain extensions selectively formed at the sides of the gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/608—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having non-planar bodies, e.g. having recessed gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/015—Manufacture or treatment removing at least parts of gate spacers, e.g. disposable spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/222—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the angle between the ion beam and the crystal planes or the main crystal surface

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Junction Field-Effect Transistors (AREA)
JP2007511381A 2004-05-05 2005-04-13 使い捨てスペーサを隆起ソース／ドレイン処理に取り入れた半導体デバイスの製造方法 Expired - Fee Related JP5048480B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/839,385 2004-05-05
US10/839,385 US7125805B2 (en) 2004-05-05 2004-05-05 Method of semiconductor fabrication incorporating disposable spacer into elevated source/drain processing
PCT/US2005/012252 WO2005112099A2 (en) 2004-05-05 2005-04-13 Method of semiconductor fabrication in corporating disposable spacer into elevated source/drain processing

Publications (3)

Publication Number Publication Date
JP2007536734A JP2007536734A (ja) 2007-12-13
JP2007536734A5 JP2007536734A5 (enExample) 2008-06-05
JP5048480B2 true JP5048480B2 (ja) 2012-10-17

Family

ID=35239953

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007511381A Expired - Fee Related JP5048480B2 (ja) 2004-05-05 2005-04-13 使い捨てスペーサを隆起ソース／ドレイン処理に取り入れた半導体デバイスの製造方法

Country Status (9)

Country Link
US (1) US7125805B2 (enExample)
EP (1) EP1756860B1 (enExample)
JP (1) JP5048480B2 (enExample)
KR (1) KR20070007900A (enExample)
CN (1) CN1998072B (enExample)
AT (1) ATE447765T1 (enExample)
DE (1) DE602005017490D1 (enExample)
TW (1) TWI377625B (enExample)
WO (1) WO2005112099A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100668954B1 (ko) * 2004-12-15 2007-01-12 동부일렉트로닉스 주식회사 박막트랜지스터 제조 방법
US7745296B2 (en) * 2005-06-08 2010-06-29 Globalfoundries Inc. Raised source and drain process with disposable spacers
US20070056930A1 (en) * 2005-09-14 2007-03-15 International Business Machines Corporation Polysilicon etching methods
US7514331B2 (en) * 2006-06-08 2009-04-07 Texas Instruments Incorporated Method of manufacturing gate sidewalls that avoids recessing
US7510923B2 (en) * 2006-12-19 2009-03-31 Texas Instruments Incorporated Slim spacer implementation to improve drive current
US7550808B2 (en) * 2007-01-18 2009-06-23 International Business Machines Corporation Fully siliciding regions to improve performance
JP2009158677A (ja) * 2007-12-26 2009-07-16 Renesas Technology Corp 半導体装置の製造方法及び混成トランジスタ用半導体装置の製造方法
JP6169222B2 (ja) * 2012-01-23 2017-07-26 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5968708B2 (ja) 2012-01-23 2016-08-10 ルネサスエレクトロニクス株式会社 半導体装置
US9171927B2 (en) 2013-03-26 2015-10-27 GlobalFoundries, Inc. Spacer replacement for replacement metal gate semiconductor devices
CN103412444B (zh) * 2013-07-23 2015-08-26 北京京东方光电科技有限公司 一种阵列基板及其制作方法和显示面板
JP6279291B2 (ja) * 2013-11-18 2018-02-14 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US9773865B2 (en) 2014-09-22 2017-09-26 International Business Machines Corporation Self-forming spacers using oxidation
US11653498B2 (en) * 2017-11-30 2023-05-16 Taiwan Semiconductor Manufacturing Co., Ltd. Memory device with improved data retention
JP7034834B2 (ja) 2018-05-30 2022-03-14 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US11437245B2 (en) * 2020-09-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Germanium hump reduction

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5200352A (en) * 1991-11-25 1993-04-06 Motorola Inc. Transistor having a lightly doped region and method of formation
US5496750A (en) * 1994-09-19 1996-03-05 Texas Instruments Incorporated Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition
JP2848299B2 (ja) * 1995-12-21 1999-01-20 日本電気株式会社 半導体装置及びその製造方法
US5847428A (en) * 1996-12-06 1998-12-08 Advanced Micro Devices, Inc. Integrated circuit gate conductor which uses layered spacers to produce a graded junction
TW469648B (en) * 1999-09-07 2001-12-21 Sharp Kk Semiconductor device and its manufacture method
US6555437B1 (en) * 2001-04-27 2003-04-29 Advanced Micro Devices, Inc. Multiple halo implant in a MOSFET with raised source/drain structure
US20020171107A1 (en) * 2001-05-21 2002-11-21 Baohong Cheng Method for forming a semiconductor device having elevated source and drain regions
US6429084B1 (en) * 2001-06-20 2002-08-06 International Business Machines Corporation MOS transistors with raised sources and drains
US6614079B2 (en) 2001-07-19 2003-09-02 International Business Machines Corporation All-in-one disposable/permanent spacer elevated source/drain, self-aligned silicide CMOS
JP2004095639A (ja) * 2002-08-29 2004-03-25 Fujitsu Ltd 半導体装置及びその製造方法
US6800530B2 (en) * 2003-01-14 2004-10-05 International Business Machines Corporation Triple layer hard mask for gate patterning to fabricate scaled CMOS transistors
US20050048732A1 (en) * 2003-08-26 2005-03-03 International Business Machines Corporation Method to produce transistor having reduced gate height

Also Published As

Publication number Publication date
DE602005017490D1 (de) 2009-12-17
US7125805B2 (en) 2006-10-24
US20050250287A1 (en) 2005-11-10
WO2005112099A3 (en) 2006-04-27
WO2005112099A2 (en) 2005-11-24
ATE447765T1 (de) 2009-11-15
JP2007536734A (ja) 2007-12-13
EP1756860B1 (en) 2009-11-04
CN1998072B (zh) 2010-09-15
TWI377625B (en) 2012-11-21
CN1998072A (zh) 2007-07-11
EP1756860A2 (en) 2007-02-28
EP1756860A4 (en) 2008-12-17
TW200625463A (en) 2006-07-16
KR20070007900A (ko) 2007-01-16

Similar Documents

Publication Publication Date Title
US7078285B1 (en) SiGe nickel barrier structure employed in a CMOS device to prevent excess diffusion of nickel used in the silicide material
JP5672334B2 (ja) 半導体装置の製造方法
JP5048480B2 (ja) 使い捨てスペーサを隆起ソース／ドレイン処理に取り入れた半導体デバイスの製造方法
US8324038B2 (en) Method of removing a spacer, method of manufacturing a metal-oxide-semiconductor transistor device, and metal-oxide-semiconductor transistor device
US6900092B2 (en) Surface engineering to prevent epi growth on gate poly during selective epi processing
US6589836B1 (en) One step dual salicide formation for ultra shallow junction applications
JP2009033032A (ja) 半導体装置及び半導体装置の製造方法
US20070114605A1 (en) Ion implantation of nitrogen into semiconductor substrate prior to oxidation for offset spacer formation
US7544576B2 (en) Diffusion barrier for nickel silicides in a semiconductor fabrication process
JP3657915B2 (ja) 半導体装置および半導体装置の製造方法
US20070010051A1 (en) Method of forming a MOS device with an additional layer
JP2007088138A (ja) 半導体装置の製造方法
CN1934686B (zh) 场效应晶体管及场效应晶体管的制造方法
CN1979786B (zh) 制作应变硅晶体管的方法
JP3362722B2 (ja) 半導体装置の製造方法
KR100685898B1 (ko) 반도체 소자의 제조방법
KR100390949B1 (ko) 반도체 소자의 트랜지스터 제조 방법
KR20040059988A (ko) 반도체 소자의 제조방법
JPH03153045A (ja) 半導体装置の製造方法
US20050142825A1 (en) Method of fabricating semiconductor device employing selectivity poly deposition
JPH03270138A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080414

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080414

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111124

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111129

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120229

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120626

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120719

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150727

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5048480

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees