CN1998072B - 抬高的源/漏区处理中加入可去除间隔壁的半导体制造方法 - Google Patents

抬高的源/漏区处理中加入可去除间隔壁的半导体制造方法 Download PDF

Info

Publication number
CN1998072B
CN1998072B CN200580014349XA CN200580014349A CN1998072B CN 1998072 B CN1998072 B CN 1998072B CN 200580014349X A CN200580014349X A CN 200580014349XA CN 200580014349 A CN200580014349 A CN 200580014349A CN 1998072 B CN1998072 B CN 1998072B
Authority
CN
China
Prior art keywords
silicon nitride
gate electrode
source
drain region
remove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN200580014349XA
Other languages
English (en)
Chinese (zh)
Other versions
CN1998072A (zh
Inventor
陈健
罗德·R·莫拉
马克·A·罗索
史步保人
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN1998072A publication Critical patent/CN1998072A/zh
Application granted granted Critical
Publication of CN1998072B publication Critical patent/CN1998072B/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/022—Manufacture or treatment of FETs having insulated gates [IGFET] having lightly-doped source or drain extensions selectively formed at the sides of the gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/608—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having non-planar bodies, e.g. having recessed gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/015—Manufacture or treatment removing at least parts of gate spacers, e.g. disposable spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface

Landscapes

  • Physics & Mathematics (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Toxicology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Thin Film Transistor (AREA)
  • Junction Field-Effect Transistors (AREA)
CN200580014349XA 2004-05-05 2005-04-13 抬高的源/漏区处理中加入可去除间隔壁的半导体制造方法 Expired - Fee Related CN1998072B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/839,385 US7125805B2 (en) 2004-05-05 2004-05-05 Method of semiconductor fabrication incorporating disposable spacer into elevated source/drain processing
US10/839,385 2004-05-05
PCT/US2005/012252 WO2005112099A2 (en) 2004-05-05 2005-04-13 Method of semiconductor fabrication in corporating disposable spacer into elevated source/drain processing

Publications (2)

Publication Number Publication Date
CN1998072A CN1998072A (zh) 2007-07-11
CN1998072B true CN1998072B (zh) 2010-09-15

Family

ID=35239953

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200580014349XA Expired - Fee Related CN1998072B (zh) 2004-05-05 2005-04-13 抬高的源/漏区处理中加入可去除间隔壁的半导体制造方法

Country Status (9)

Country Link
US (1) US7125805B2 (enExample)
EP (1) EP1756860B1 (enExample)
JP (1) JP5048480B2 (enExample)
KR (1) KR20070007900A (enExample)
CN (1) CN1998072B (enExample)
AT (1) ATE447765T1 (enExample)
DE (1) DE602005017490D1 (enExample)
TW (1) TWI377625B (enExample)
WO (1) WO2005112099A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100668954B1 (ko) * 2004-12-15 2007-01-12 동부일렉트로닉스 주식회사 박막트랜지스터 제조 방법
US7745296B2 (en) * 2005-06-08 2010-06-29 Globalfoundries Inc. Raised source and drain process with disposable spacers
US20070056930A1 (en) * 2005-09-14 2007-03-15 International Business Machines Corporation Polysilicon etching methods
US7514331B2 (en) * 2006-06-08 2009-04-07 Texas Instruments Incorporated Method of manufacturing gate sidewalls that avoids recessing
US7510923B2 (en) * 2006-12-19 2009-03-31 Texas Instruments Incorporated Slim spacer implementation to improve drive current
US7550808B2 (en) * 2007-01-18 2009-06-23 International Business Machines Corporation Fully siliciding regions to improve performance
JP2009158677A (ja) * 2007-12-26 2009-07-16 Renesas Technology Corp 半導体装置の製造方法及び混成トランジスタ用半導体装置の製造方法
JP6169222B2 (ja) * 2012-01-23 2017-07-26 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5968708B2 (ja) 2012-01-23 2016-08-10 ルネサスエレクトロニクス株式会社 半導体装置
US9171927B2 (en) 2013-03-26 2015-10-27 GlobalFoundries, Inc. Spacer replacement for replacement metal gate semiconductor devices
CN103412444B (zh) * 2013-07-23 2015-08-26 北京京东方光电科技有限公司 一种阵列基板及其制作方法和显示面板
JP6279291B2 (ja) * 2013-11-18 2018-02-14 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US9773865B2 (en) 2014-09-22 2017-09-26 International Business Machines Corporation Self-forming spacers using oxidation
US11653498B2 (en) * 2017-11-30 2023-05-16 Taiwan Semiconductor Manufacturing Co., Ltd. Memory device with improved data retention
JP7034834B2 (ja) 2018-05-30 2022-03-14 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US11437245B2 (en) * 2020-09-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Germanium hump reduction

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5496750A (en) * 1994-09-19 1996-03-05 Texas Instruments Incorporated Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition
EP0780907A2 (en) * 1995-12-21 1997-06-25 Nec Corporation Semiconductor device having shallow impurity region without short-circuit between gate electrode and source and drain regions and process of fabrication thereof
US6429084B1 (en) * 2001-06-20 2002-08-06 International Business Machines Corporation MOS transistors with raised sources and drains
US20020171107A1 (en) * 2001-05-21 2002-11-21 Baohong Cheng Method for forming a semiconductor device having elevated source and drain regions
US6677212B1 (en) * 1999-09-07 2004-01-13 Sharp Kabushiki Kaisha Elevated source/drain field effect transistor and method for making the same

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5200352A (en) * 1991-11-25 1993-04-06 Motorola Inc. Transistor having a lightly doped region and method of formation
US5847428A (en) * 1996-12-06 1998-12-08 Advanced Micro Devices, Inc. Integrated circuit gate conductor which uses layered spacers to produce a graded junction
US6555437B1 (en) * 2001-04-27 2003-04-29 Advanced Micro Devices, Inc. Multiple halo implant in a MOSFET with raised source/drain structure
US6614079B2 (en) * 2001-07-19 2003-09-02 International Business Machines Corporation All-in-one disposable/permanent spacer elevated source/drain, self-aligned silicide CMOS
JP2004095639A (ja) * 2002-08-29 2004-03-25 Fujitsu Ltd 半導体装置及びその製造方法
US6800530B2 (en) * 2003-01-14 2004-10-05 International Business Machines Corporation Triple layer hard mask for gate patterning to fabricate scaled CMOS transistors
US20050048732A1 (en) * 2003-08-26 2005-03-03 International Business Machines Corporation Method to produce transistor having reduced gate height

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5496750A (en) * 1994-09-19 1996-03-05 Texas Instruments Incorporated Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition
EP0780907A2 (en) * 1995-12-21 1997-06-25 Nec Corporation Semiconductor device having shallow impurity region without short-circuit between gate electrode and source and drain regions and process of fabrication thereof
US6677212B1 (en) * 1999-09-07 2004-01-13 Sharp Kabushiki Kaisha Elevated source/drain field effect transistor and method for making the same
US20020171107A1 (en) * 2001-05-21 2002-11-21 Baohong Cheng Method for forming a semiconductor device having elevated source and drain regions
US6429084B1 (en) * 2001-06-20 2002-08-06 International Business Machines Corporation MOS transistors with raised sources and drains

Also Published As

Publication number Publication date
WO2005112099A2 (en) 2005-11-24
JP2007536734A (ja) 2007-12-13
EP1756860A4 (en) 2008-12-17
CN1998072A (zh) 2007-07-11
ATE447765T1 (de) 2009-11-15
EP1756860B1 (en) 2009-11-04
JP5048480B2 (ja) 2012-10-17
US20050250287A1 (en) 2005-11-10
KR20070007900A (ko) 2007-01-16
DE602005017490D1 (de) 2009-12-17
TW200625463A (en) 2006-07-16
WO2005112099A3 (en) 2006-04-27
US7125805B2 (en) 2006-10-24
EP1756860A2 (en) 2007-02-28
TWI377625B (en) 2012-11-21

Similar Documents

Publication Publication Date Title
US7786518B2 (en) Growth of unfaceted SiGe in MOS transistor fabrication
CN1998072B (zh) 抬高的源/漏区处理中加入可去除间隔壁的半导体制造方法
CN101213654B (zh) 用于形成具有不同特性之接触绝缘层及硅化物区域之技术
US7723174B2 (en) CMOS device comprising MOS transistors with recessed drain and source areas and a SI/GE material in the drain and source areas of the PMOS transistor
US20080150041A1 (en) Method of removing a spacer, method of manufacturing a metal-oxide-semiconductor transistor device, and metal-oxide-semiconductor transistor device
JP5659416B2 (ja) 半導体素子の製造方法
TW201137985A (en) Multi-gate semiconductor device with self-aligned epitaxial source and drain
US20090170270A1 (en) Integration schemes to avoid faceted sige
CN102117773B (zh) 半导体器件和使用应力记忆技术工艺制造半导体器件的方法
JP2007142430A (ja) オフセット・スペーサ形成用の酸化に先立つ半導体基板への窒素のイオン注入方法
US6677212B1 (en) Elevated source/drain field effect transistor and method for making the same
US6891232B2 (en) Semiconductor device having an injection substance to knock against oxygen and manufacturing method of the same
WO1999056314A1 (en) Method of forming side dielectrically isolated semiconductor devices and mos semiconductor devices fabricated by this method
JP3492973B2 (ja) 半導体装置の製造方法
CN1934686B (zh) 场效应晶体管及场效应晶体管的制造方法
US9412869B2 (en) MOSFET with source side only stress
US6743690B2 (en) Method of forming a metal-oxide semiconductor transistor
KR100685898B1 (ko) 반도체 소자의 제조방법
US5956589A (en) Method of forming narrow thermal silicon dioxide side isolation regions in a semiconductor substrate and MOS semiconductor devices fabricated by this method
KR100958607B1 (ko) 반도체 장치 및 그 제조 방법
KR100606924B1 (ko) 반도체 소자의 제조방법
JP2002368227A (ja) 半導体装置及びその製造方法
KR20050101607A (ko) 반도체 소자의 콘택 플러그 형성방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: Texas in the United States

Patentee after: NXP America Co Ltd

Address before: Texas in the United States

Patentee before: Fisical Semiconductor Inc.

CP01 Change in the name or title of a patent holder
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100915

Termination date: 20190413

CF01 Termination of patent right due to non-payment of annual fee