ATE447765T1 - Verfahren zur halbleiterherstellung mit integration einer wegwerf-abstandsschicht in die erhöhte source-/drain-verarbeitung - Google Patents

Verfahren zur halbleiterherstellung mit integration einer wegwerf-abstandsschicht in die erhöhte source-/drain-verarbeitung

Info

Publication number
ATE447765T1
ATE447765T1 AT05735763T AT05735763T ATE447765T1 AT E447765 T1 ATE447765 T1 AT E447765T1 AT 05735763 T AT05735763 T AT 05735763T AT 05735763 T AT05735763 T AT 05735763T AT E447765 T1 ATE447765 T1 AT E447765T1
Authority
AT
Austria
Prior art keywords
spacer
gate electrode
silicon nitride
disposable
drain
Prior art date
Application number
AT05735763T
Other languages
German (de)
English (en)
Inventor
Jian Chen
Rode R Mora
Marc A Rossow
Yasuhito Shiho
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Application granted granted Critical
Publication of ATE447765T1 publication Critical patent/ATE447765T1/de

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0212—Manufacture or treatment of FETs having insulated gates [IGFET] using self-aligned silicidation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/022—Manufacture or treatment of FETs having insulated gates [IGFET] having lightly-doped source or drain extensions selectively formed at the sides of the gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/608—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having non-planar bodies, e.g. having recessed gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/015—Manufacture or treatment removing at least parts of gate spacers, e.g. disposable spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/222—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the angle between the ion beam and the crystal planes or the main crystal surface

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Junction Field-Effect Transistors (AREA)
AT05735763T 2004-05-05 2005-04-13 Verfahren zur halbleiterherstellung mit integration einer wegwerf-abstandsschicht in die erhöhte source-/drain-verarbeitung ATE447765T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/839,385 US7125805B2 (en) 2004-05-05 2004-05-05 Method of semiconductor fabrication incorporating disposable spacer into elevated source/drain processing
PCT/US2005/012252 WO2005112099A2 (en) 2004-05-05 2005-04-13 Method of semiconductor fabrication in corporating disposable spacer into elevated source/drain processing

Publications (1)

Publication Number Publication Date
ATE447765T1 true ATE447765T1 (de) 2009-11-15

Family

ID=35239953

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05735763T ATE447765T1 (de) 2004-05-05 2005-04-13 Verfahren zur halbleiterherstellung mit integration einer wegwerf-abstandsschicht in die erhöhte source-/drain-verarbeitung

Country Status (9)

Country Link
US (1) US7125805B2 (enExample)
EP (1) EP1756860B1 (enExample)
JP (1) JP5048480B2 (enExample)
KR (1) KR20070007900A (enExample)
CN (1) CN1998072B (enExample)
AT (1) ATE447765T1 (enExample)
DE (1) DE602005017490D1 (enExample)
TW (1) TWI377625B (enExample)
WO (1) WO2005112099A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100668954B1 (ko) * 2004-12-15 2007-01-12 동부일렉트로닉스 주식회사 박막트랜지스터 제조 방법
US7745296B2 (en) * 2005-06-08 2010-06-29 Globalfoundries Inc. Raised source and drain process with disposable spacers
US20070056930A1 (en) * 2005-09-14 2007-03-15 International Business Machines Corporation Polysilicon etching methods
US7514331B2 (en) * 2006-06-08 2009-04-07 Texas Instruments Incorporated Method of manufacturing gate sidewalls that avoids recessing
US7510923B2 (en) * 2006-12-19 2009-03-31 Texas Instruments Incorporated Slim spacer implementation to improve drive current
US7550808B2 (en) * 2007-01-18 2009-06-23 International Business Machines Corporation Fully siliciding regions to improve performance
JP2009158677A (ja) * 2007-12-26 2009-07-16 Renesas Technology Corp 半導体装置の製造方法及び混成トランジスタ用半導体装置の製造方法
JP6169222B2 (ja) * 2012-01-23 2017-07-26 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5968708B2 (ja) 2012-01-23 2016-08-10 ルネサスエレクトロニクス株式会社 半導体装置
US9171927B2 (en) 2013-03-26 2015-10-27 GlobalFoundries, Inc. Spacer replacement for replacement metal gate semiconductor devices
CN103412444B (zh) * 2013-07-23 2015-08-26 北京京东方光电科技有限公司 一种阵列基板及其制作方法和显示面板
JP6279291B2 (ja) * 2013-11-18 2018-02-14 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US9773865B2 (en) 2014-09-22 2017-09-26 International Business Machines Corporation Self-forming spacers using oxidation
US11653498B2 (en) * 2017-11-30 2023-05-16 Taiwan Semiconductor Manufacturing Co., Ltd. Memory device with improved data retention
JP7034834B2 (ja) 2018-05-30 2022-03-14 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US11437245B2 (en) * 2020-09-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Germanium hump reduction

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5200352A (en) * 1991-11-25 1993-04-06 Motorola Inc. Transistor having a lightly doped region and method of formation
US5496750A (en) * 1994-09-19 1996-03-05 Texas Instruments Incorporated Elevated source/drain junction metal oxide semiconductor field-effect transistor using blanket silicon deposition
JP2848299B2 (ja) * 1995-12-21 1999-01-20 日本電気株式会社 半導体装置及びその製造方法
US5847428A (en) * 1996-12-06 1998-12-08 Advanced Micro Devices, Inc. Integrated circuit gate conductor which uses layered spacers to produce a graded junction
TW469648B (en) * 1999-09-07 2001-12-21 Sharp Kk Semiconductor device and its manufacture method
US6555437B1 (en) * 2001-04-27 2003-04-29 Advanced Micro Devices, Inc. Multiple halo implant in a MOSFET with raised source/drain structure
US20020171107A1 (en) * 2001-05-21 2002-11-21 Baohong Cheng Method for forming a semiconductor device having elevated source and drain regions
US6429084B1 (en) * 2001-06-20 2002-08-06 International Business Machines Corporation MOS transistors with raised sources and drains
US6614079B2 (en) 2001-07-19 2003-09-02 International Business Machines Corporation All-in-one disposable/permanent spacer elevated source/drain, self-aligned silicide CMOS
JP2004095639A (ja) * 2002-08-29 2004-03-25 Fujitsu Ltd 半導体装置及びその製造方法
US6800530B2 (en) * 2003-01-14 2004-10-05 International Business Machines Corporation Triple layer hard mask for gate patterning to fabricate scaled CMOS transistors
US20050048732A1 (en) * 2003-08-26 2005-03-03 International Business Machines Corporation Method to produce transistor having reduced gate height

Also Published As

Publication number Publication date
DE602005017490D1 (de) 2009-12-17
US7125805B2 (en) 2006-10-24
US20050250287A1 (en) 2005-11-10
WO2005112099A3 (en) 2006-04-27
WO2005112099A2 (en) 2005-11-24
JP2007536734A (ja) 2007-12-13
EP1756860B1 (en) 2009-11-04
JP5048480B2 (ja) 2012-10-17
CN1998072B (zh) 2010-09-15
TWI377625B (en) 2012-11-21
CN1998072A (zh) 2007-07-11
EP1756860A2 (en) 2007-02-28
EP1756860A4 (en) 2008-12-17
TW200625463A (en) 2006-07-16
KR20070007900A (ko) 2007-01-16

Similar Documents

Publication Publication Date Title
ATE447765T1 (de) Verfahren zur halbleiterherstellung mit integration einer wegwerf-abstandsschicht in die erhöhte source-/drain-verarbeitung
TW200509183A (en) Semiconductor device and process for fabricating the same
WO2008005916A3 (en) Method for making planar nanowire surround gate mosfet
JP2012504345A5 (enExample)
EP2273540A3 (en) Field-effect transistor and method for fabricating field-effect transistor
EP2246893A3 (en) Semiconductor device including a MOS transistor and a production method therefor
TW200603294A (en) Method of making transistor with strained source/drain
TWI267194B (en) A system and method for suppressing oxide formation
TW200616164A (en) Advanced disposable spacer process by low-temperature high-stress nitride film for sub-90 nm CMOS technology
ATE511214T1 (de) Mosfet mit schottky source und drain kontakten und verfahren zur herstellung
TW200633125A (en) Semiconductor device and method of semiconductor device
EP1858068A3 (en) Method of fabricating a thin film transistor
WO2005057663A3 (en) Method and apparatus for fabrication of metal-oxide semiconductor integrated circuit devices
TW200707554A (en) Offset spacers for CMOS transistors
TW200707594A (en) Method of forming a semiconductor structure
TW200608610A (en) Process for fabricating a strained channel MOSFET device
TW200703563A (en) Method of forming a MOS device with an additional layer
WO2006047061A8 (en) Use of defined compounds for the manufacture of a medicament for preventing/ treating diseases resulting from somatic mutation
CN102983173B (zh) 具有槽型结构的应变nmosfet及其制作方法
CN103996622B (zh) 一种制作vdmos的方法
TW200610007A (en) Semiconductor device having high-k gate dielectric layer and method for manufacturing the same
TW200512840A (en) Method for manufacturing semiconductor device
TW200620452A (en) Method of preparing the surface of a Si substrate or layer or source and drain recess of semiconductor elements for depositing an epitaxial layer of sige
CN106033726B (zh) 场效应晶体管的制作方法
CN102983174B (zh) 具有槽型结构的应变pmosfet及其制作方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties