JP4943959B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4943959B2 JP4943959B2 JP2007176037A JP2007176037A JP4943959B2 JP 4943959 B2 JP4943959 B2 JP 4943959B2 JP 2007176037 A JP2007176037 A JP 2007176037A JP 2007176037 A JP2007176037 A JP 2007176037A JP 4943959 B2 JP4943959 B2 JP 4943959B2
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- semiconductor
- electrode
- pressure contact
- pressure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
- H10W72/231—Shapes
- H10W72/234—Cross-sectional shape, i.e. in side view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
- H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007176037A JP4943959B2 (ja) | 2007-07-04 | 2007-07-04 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007176037A JP4943959B2 (ja) | 2007-07-04 | 2007-07-04 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009016522A JP2009016522A (ja) | 2009-01-22 |
| JP2009016522A5 JP2009016522A5 (https=) | 2010-05-13 |
| JP4943959B2 true JP4943959B2 (ja) | 2012-05-30 |
Family
ID=40357083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007176037A Expired - Fee Related JP4943959B2 (ja) | 2007-07-04 | 2007-07-04 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4943959B2 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101849117B1 (ko) * | 2011-10-19 | 2018-04-18 | 에스케이하이닉스 주식회사 | 연결 범프를 포함하는 전자 소자의 패키지, 전자 시스템 및 제조 방법 |
| KR101735983B1 (ko) * | 2013-03-07 | 2017-05-15 | 스미또모 베이크라이트 가부시키가이샤 | 접착 필름, 다이싱 시트 일체형 접착 필름, 백그라인드 테이프 일체형 접착 필름, 백그라인드 테이프 겸 다이싱 시트 일체형 접착 필름, 적층체, 적층체의 경화물, 및 반도체 장치, 그리고 반도체 장치의 제조 방법 |
| JP7676108B2 (ja) * | 2019-12-06 | 2025-05-14 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0472659A (ja) * | 1990-07-12 | 1992-03-06 | Fujitsu Ltd | 半導体装置およびその製造方法 |
| JPH0992683A (ja) * | 1995-09-25 | 1997-04-04 | Fujitsu Ltd | 半導体装置 |
| JPH1079405A (ja) * | 1996-09-04 | 1998-03-24 | Hitachi Ltd | 半導体装置およびそれが実装された電子部品 |
| JPH10144728A (ja) * | 1996-11-14 | 1998-05-29 | Sony Corp | 表面実装部品及びこれを用いたプリント配線板 |
| JP2000031340A (ja) * | 1998-07-15 | 2000-01-28 | Murata Mfg Co Ltd | 電子部品 |
| CN1207785C (zh) * | 2000-03-21 | 2005-06-22 | 三菱电机株式会社 | 半导体器件、电子装置的制造方法、电子装置和携带式信息终端 |
| JP2004119550A (ja) * | 2002-09-25 | 2004-04-15 | Renesas Technology Corp | 半導体装置およびその製造方法 |
-
2007
- 2007-07-04 JP JP2007176037A patent/JP4943959B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2009016522A (ja) | 2009-01-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4998885A (en) | Elastomeric area array interposer | |
| JP2833326B2 (ja) | 電子部品実装接続体およびその製造方法 | |
| US5525545A (en) | Semiconductor chip assemblies and components with pressure contact | |
| CN1937887B (zh) | 用于减小基板翘曲的结构及方法 | |
| CN110402492B (zh) | 柔性导电粘合 | |
| JP4095049B2 (ja) | 電極気密封止を用いた高信頼性半導体装置 | |
| JP4943959B2 (ja) | 半導体装置 | |
| JP3833669B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2000323523A (ja) | フリップチップ実装構造 | |
| JP3509642B2 (ja) | 半導体装置の実装方法および実装構造 | |
| JP2005340393A (ja) | 小型実装モジュール及びその製造方法 | |
| JP3932279B2 (ja) | 実装構造、光学センサモジュール及び光学センサモジュール実装構造 | |
| CN1653484A (zh) | Rfid标签 | |
| JP2003204142A (ja) | 電子部品実装方法及び電子部品実装装置 | |
| JP2000091380A (ja) | フリップチップの実装構造 | |
| CN101310380A (zh) | 半导体封装、电子部件、以及电子设备 | |
| US20250385206A1 (en) | Configuring conductive separating structures between dies and substrates | |
| JP2005121757A (ja) | 基板接続構造、電子部品、液晶表示装置および電子部品の製造方法 | |
| JP2013048300A (ja) | 熱圧着装置及び電気部品の実装方法 | |
| JP2018207015A (ja) | 電子装置、電子装置の製造方法及び電子機器 | |
| JP2004235305A (ja) | 半導体製造装置 | |
| JP2002299374A (ja) | 半導体装置及びその製造方法 | |
| JP2001308230A (ja) | 半導体装置 | |
| JP2006179811A (ja) | 半導体素子の実装方法およびその実装装置 | |
| JPH08139138A (ja) | 電子部品の接続方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20090522 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20091029 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100326 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100326 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100804 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120228 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120301 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4943959 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150309 Year of fee payment: 3 |
|
| LAPS | Cancellation because of no payment of annual fees |