JP4906030B2 - テスト回路およびテスト方法 - Google Patents

テスト回路およびテスト方法 Download PDF

Info

Publication number
JP4906030B2
JP4906030B2 JP2004300959A JP2004300959A JP4906030B2 JP 4906030 B2 JP4906030 B2 JP 4906030B2 JP 2004300959 A JP2004300959 A JP 2004300959A JP 2004300959 A JP2004300959 A JP 2004300959A JP 4906030 B2 JP4906030 B2 JP 4906030B2
Authority
JP
Japan
Prior art keywords
output
circuit
clock
serial data
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004300959A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006112931A (ja
JP2006112931A5 (enExample
Inventor
武久 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kawasaki Microelectronics Inc
Original Assignee
Kawasaki Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kawasaki Microelectronics Inc filed Critical Kawasaki Microelectronics Inc
Priority to JP2004300959A priority Critical patent/JP4906030B2/ja
Publication of JP2006112931A publication Critical patent/JP2006112931A/ja
Publication of JP2006112931A5 publication Critical patent/JP2006112931A5/ja
Application granted granted Critical
Publication of JP4906030B2 publication Critical patent/JP4906030B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2004300959A 2004-10-15 2004-10-15 テスト回路およびテスト方法 Expired - Fee Related JP4906030B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004300959A JP4906030B2 (ja) 2004-10-15 2004-10-15 テスト回路およびテスト方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004300959A JP4906030B2 (ja) 2004-10-15 2004-10-15 テスト回路およびテスト方法

Publications (3)

Publication Number Publication Date
JP2006112931A JP2006112931A (ja) 2006-04-27
JP2006112931A5 JP2006112931A5 (enExample) 2007-10-04
JP4906030B2 true JP4906030B2 (ja) 2012-03-28

Family

ID=36381554

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004300959A Expired - Fee Related JP4906030B2 (ja) 2004-10-15 2004-10-15 テスト回路およびテスト方法

Country Status (1)

Country Link
JP (1) JP4906030B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100728654B1 (ko) 2005-12-02 2007-06-14 주식회사 애트랩 시간-디지털 변환 회로
JP4824768B2 (ja) 2005-11-28 2011-11-30 エーティーラブ・インコーポレーテッド 時間−デジタル変換回路及びそれを用いる圧力感知装置
KR100845323B1 (ko) 2007-04-27 2008-07-10 주식회사 애트랩 아날로그-디지털 변환기
JP5113624B2 (ja) * 2007-05-24 2013-01-09 株式会社アドバンテスト 試験装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2614345B2 (ja) * 1990-04-20 1997-05-28 株式会社東芝 スキャンフリップフロップ
JP2962213B2 (ja) * 1996-01-17 1999-10-12 日本電気株式会社 半導体集積回路のテスト回路およびテスト方法
JP3733389B2 (ja) * 1999-02-08 2006-01-11 富士通株式会社 半導体集積回路装置及びそのテスト方法
JP2001141792A (ja) * 1999-10-01 2001-05-25 Schlumberger Technol Inc 源同期信号出力を有する電子デバイスを試験する方法および装置
JP2003004821A (ja) * 2001-06-25 2003-01-08 Hitachi Electronics Eng Co Ltd 半導体試験方法及び半導体試験装置
JP4208127B2 (ja) * 2003-06-02 2009-01-14 パナソニック株式会社 半導体集積回路装置

Also Published As

Publication number Publication date
JP2006112931A (ja) 2006-04-27

Similar Documents

Publication Publication Date Title
US8072253B2 (en) Clock adjusting circuit and semiconductor integrated circuit device
US7509517B2 (en) Clock transferring apparatus for synchronizing input data with internal clock and test apparatus having the same
US6421801B1 (en) Testing IO timing in a delay locked system using separate transmit and receive loops
US7941720B2 (en) Scan test circuit and scan test control method
US20080205170A1 (en) Ddr-sdram interface circuitry, and method and system for testing the interface circuitry
US20080115005A1 (en) Scan-based integrated circuit
US20070047337A1 (en) Interface circuit and semiconductor device
JP5181499B2 (ja) Ｓｃａｎテスト回路及び半導体集積回路
US20160349318A1 (en) Dynamic Clock Chain Bypass
JP5186485B2 (ja) 試験装置
US20180156870A1 (en) Test apparatus
KR100870037B1 (ko) 테스트가 용이한 반도체 장치, 반도체 장치 테스트 방법,반도체 장치 테스트를 위한 테스트 클럭 생성 방법 및 장치
JP2007108172A (ja) 半導体回路のオンチップ特性を測定するための装置及びそれに関する方法
CN102967819A (zh) 高速测试电路与方法
JP4906030B2 (ja) テスト回路およびテスト方法
JP5274660B2 (ja) タイミング発生器および試験装置
US6898741B2 (en) Arrangements for self-measurement of I/O timing
US20100033189A1 (en) Semiconductor integrated circuit and test method using the same
WO2004031788A1 (ja) マルチストローブ装置、試験装置、及び調整方法
US20100060323A1 (en) Test circuit and test method
JP4191185B2 (ja) 半導体集積回路
JP3891913B2 (ja) 半導体集積回路およびそのテスト方法
KR20070007627A (ko) 반도체 장치, 테스트 기판, 반도체 장치의 테스트 시스템및 반도체 장치의 테스트 방법
JP2012220412A (ja) 半導体回路
JP2004053412A (ja) 半導体集積回路試験装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070820

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070820

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110125

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120104

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120106

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150120

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4906030

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees