JP4837628B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4837628B2 JP4837628B2 JP2007177896A JP2007177896A JP4837628B2 JP 4837628 B2 JP4837628 B2 JP 4837628B2 JP 2007177896 A JP2007177896 A JP 2007177896A JP 2007177896 A JP2007177896 A JP 2007177896A JP 4837628 B2 JP4837628 B2 JP 4837628B2
- Authority
- JP
- Japan
- Prior art keywords
- package
- semiconductor chip
- lead
- semiconductor device
- resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Description
前記複数のリードそれぞれの一部は、前記半導体チップの電極と接続し、前記複数のリードそれぞれの他部は前記パッケージの長辺から突出し、
前記パッケージ内の前記パッケージの短辺と前記半導体チップの一辺との間の前記半導体チップ及び前記リードが存在しない領域に前記パッケージの厚さ方向ほぼ真ん中に位置する分岐部を有するリードを設けたことを特徴とする半導体装置である。
Claims (2)
- 平面形状が、一対の長辺と一対の短辺とを有する長方形から成り、複数の電極が中央部に形成された表面と、前記表面と反対側の裏面とを有する半導体チップと、
平面形状が、前記半導体チップの長辺と並ぶように形成された一対の長辺と、前記半導体チップの短辺と並ぶように形成された一対の短辺とを有する長方形から成り、前記半導体チップの表面と同一方向に位置するパッケージ表面と、前記パッケージ表面と反対側のパッケージ裏面とを有し、前記半導体チップを封止するパッケージと、
前記パッケージに封止され、前記半導体チップ側に位置する一端部と、前記一端部と反対側に位置し、前記パッケージの長辺から突出する他端部とを有する複数のリードと、
前記パッケージに封止され、前記複数のリードの一端部と前記半導体チップの複数の電極とをそれぞれ電気的に接続する複数のワイヤと、
を含み、
前記半導体チップの短辺と前記パッケージの短辺の間隔は、前記半導体チップの長辺と前記パッケージの長辺の間隔よりも広く、
前記半導体チップの短辺と前記パッケージの短辺の間に位置し、前記複数のリードのうちの前記パッケージの短辺に最も近い第1リードは、前記パッケージのうちの前記半導体チップおよび前記リードが存在しない領域において繰り返し引き回されたバランス部を有しており、
前記バランス部は、前記第1リードの延在面と同一の面、あるいは前記半導体チップの前記裏面側に部分的に存在していることを特徴とする半導体装置。 - 前記複数のリードのそれぞれの一端部は、前記半導体チップの表面に絶縁テープを介して固定されていることを特徴とする請求項1に記載の半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007177896A JP4837628B2 (ja) | 2007-07-06 | 2007-07-06 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007177896A JP4837628B2 (ja) | 2007-07-06 | 2007-07-06 | 半導体装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004110875A Division JP4108637B2 (ja) | 2004-04-05 | 2004-04-05 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007251217A JP2007251217A (ja) | 2007-09-27 |
JP4837628B2 true JP4837628B2 (ja) | 2011-12-14 |
Family
ID=38595099
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007177896A Expired - Fee Related JP4837628B2 (ja) | 2007-07-06 | 2007-07-06 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4837628B2 (ja) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5813029B2 (ja) * | 1977-03-17 | 1983-03-11 | 三洋電機株式会社 | 樹脂モ−ルド型半導体装置の製造方法 |
US4728020A (en) * | 1985-08-30 | 1988-03-01 | United States Surgical Corporation | Articulated surgical fastener applying apparatus |
JPS6480051A (en) * | 1987-09-21 | 1989-03-24 | Hitachi Ltd | Electric device |
JPH01225141A (ja) * | 1988-03-03 | 1989-09-08 | Nec Corp | 樹脂封止型半導体装置 |
JPH04348045A (ja) * | 1990-05-20 | 1992-12-03 | Hitachi Ltd | 半導体装置及びその製造方法 |
JP3134445B2 (ja) * | 1992-01-31 | 2001-02-13 | ソニー株式会社 | 樹脂封止型半導体装置 |
JPH06163789A (ja) * | 1992-11-25 | 1994-06-10 | Matsushita Electric Ind Co Ltd | 半導体装置 |
-
2007
- 2007-07-06 JP JP2007177896A patent/JP4837628B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2007251217A (ja) | 2007-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3334864B2 (ja) | 電子装置 | |
US6229205B1 (en) | Semiconductor device package having twice-bent tie bar and small die pad | |
JP5232394B2 (ja) | 半導体装置の製造方法 | |
US9184142B2 (en) | Semiconductor device and manufacturing method of the same | |
JP4615282B2 (ja) | 半導体パッケージの製造方法 | |
JP3872530B2 (ja) | 半導体装置およびその製造に用いるリードフレーム | |
JPH11214607A (ja) | 半導体装置 | |
KR100364978B1 (ko) | 반도체패키지의 와이어 본딩용 클램프 및 히트블록 | |
JP4837628B2 (ja) | 半導体装置 | |
JP4108637B2 (ja) | 半導体装置 | |
JP4215814B2 (ja) | 半導体装置の製造方法 | |
JP5997964B2 (ja) | リードフレーム | |
JP2018190882A (ja) | 半導体装置 | |
KR20130023432A (ko) | 반도체 패키지용 리드 프레임 구조, 이의 제조방법 및 이를 이용한 반도체 패키지 제조방법 | |
KR20080089041A (ko) | 외부리드 없는 리드프레임을 갖는 led 패키지 및 그제조방법 | |
KR101579502B1 (ko) | 리드 프레임 및 이를 이용한 반도체 패키지 | |
JPH06132458A (ja) | 樹脂封止型半導体装置およびそのリードフレーム | |
KR100333386B1 (ko) | 칩 스캐일 패키지 | |
JP2008311390A (ja) | 半導体装置 | |
KR100658903B1 (ko) | 리드프레임 및 이를 이용한 반도체패키지 | |
KR100819794B1 (ko) | 리드프레임 및, 그것을 이용한 반도체 패키지 제조 방법 | |
KR100610955B1 (ko) | 반도체패키지용 리드프레임 | |
JP3185354B2 (ja) | 半導体装置の製造方法及び半導体装置の樹脂封止装置 | |
KR20010046078A (ko) | 리드 온 칩 타입 반도체 패키지 | |
JP5171803B2 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070706 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100511 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100803 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101004 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110927 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110928 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20141007 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |