JP4781673B2 - 半導体記憶装置 - Google Patents
半導体記憶装置 Download PDFInfo
- Publication number
- JP4781673B2 JP4781673B2 JP2004379735A JP2004379735A JP4781673B2 JP 4781673 B2 JP4781673 B2 JP 4781673B2 JP 2004379735 A JP2004379735 A JP 2004379735A JP 2004379735 A JP2004379735 A JP 2004379735A JP 4781673 B2 JP4781673 B2 JP 4781673B2
- Authority
- JP
- Japan
- Prior art keywords
- recess
- active region
- upper electrode
- transistor
- dram cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/01—Manufacture or treatment
- H10D1/045—Manufacture or treatment of capacitors having potential barriers, e.g. varactors
- H10D1/047—Manufacture or treatment of capacitors having potential barriers, e.g. varactors of conductor-insulator-semiconductor capacitors, e.g. trench capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
- H10B12/038—Making the capacitor or connections thereto the capacitor being in a trench in the substrate
- H10B12/0387—Making the trench
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004379735A JP4781673B2 (ja) | 2004-12-28 | 2004-12-28 | 半導体記憶装置 |
| US11/311,165 US8106437B2 (en) | 2004-12-28 | 2005-12-20 | Semiconductor storage device |
| CNA2005101378579A CN1819208A (zh) | 2004-12-28 | 2005-12-28 | 半导体存储装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2004379735A JP4781673B2 (ja) | 2004-12-28 | 2004-12-28 | 半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006186185A JP2006186185A (ja) | 2006-07-13 |
| JP2006186185A5 JP2006186185A5 (enExample) | 2008-01-31 |
| JP4781673B2 true JP4781673B2 (ja) | 2011-09-28 |
Family
ID=36610422
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004379735A Expired - Fee Related JP4781673B2 (ja) | 2004-12-28 | 2004-12-28 | 半導体記憶装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8106437B2 (enExample) |
| JP (1) | JP4781673B2 (enExample) |
| CN (1) | CN1819208A (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008042195A (ja) * | 2006-08-02 | 2008-02-21 | Qimonda Ag | 書換え可能な不揮発性メモリセル |
| DE102006036098A1 (de) * | 2006-08-02 | 2008-02-07 | Infineon Technologies Ag | Wiederprogrammierbare nichtflüchtige Speicherzelle |
| CN101752381B (zh) * | 2008-12-10 | 2013-07-24 | 上海华虹Nec电子有限公司 | Otp器件结构及其制备方法 |
| TWI418018B (zh) * | 2009-11-03 | 2013-12-01 | Taiwan Memory Corp | 電子裝置及其製造方法、記憶體裝置 |
| JP5758729B2 (ja) * | 2011-07-27 | 2015-08-05 | ローム株式会社 | 半導体装置 |
| JP2015228418A (ja) * | 2014-05-30 | 2015-12-17 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置およびその製造方法 |
| US10211347B2 (en) * | 2017-06-23 | 2019-02-19 | Qualcomm Incorporated | Transcap device architecture with reduced control voltage and improved quality factor |
| CN115811881B (zh) * | 2021-09-13 | 2025-09-26 | 长鑫存储技术有限公司 | 半导体结构的制造方法和半导体结构 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5237528A (en) * | 1982-11-04 | 1993-08-17 | Hitachi, Ltd. | Semiconductor memory |
| US4939104A (en) * | 1984-10-31 | 1990-07-03 | Texas Instruments, Incorporated | Method for forming a buried lateral contact |
| JPS63258060A (ja) * | 1987-04-15 | 1988-10-25 | Nec Corp | 半導体記憶装置 |
| US4958318A (en) * | 1988-07-08 | 1990-09-18 | Eliyahou Harari | Sidewall capacitor DRAM cell |
| US6573548B2 (en) * | 1998-08-14 | 2003-06-03 | Monolithic System Technology, Inc. | DRAM cell having a capacitor structure fabricated partially in a cavity and method for operating same |
| US6468855B2 (en) * | 1998-08-14 | 2002-10-22 | Monolithic System Technology, Inc. | Reduced topography DRAM cell fabricated using a modified logic process and method for operating same |
| KR100609194B1 (ko) * | 2002-02-14 | 2006-08-02 | 마츠시타 덴끼 산교 가부시키가이샤 | 반도체장치 및 그 제조방법 |
| US6897508B2 (en) * | 2002-05-01 | 2005-05-24 | Sundew Technologies, Llc | Integrated capacitor with enhanced capacitance density and method of fabricating same |
| JP4451594B2 (ja) * | 2002-12-19 | 2010-04-14 | 株式会社ルネサステクノロジ | 半導体集積回路装置及びその製造方法 |
| JP2004311853A (ja) * | 2003-04-10 | 2004-11-04 | Matsushita Electric Ind Co Ltd | 半導体装置とその製造方法 |
| TWI223413B (en) * | 2003-11-11 | 2004-11-01 | United Microelectronics Corp | SRAM cell structure and manufacturing method thereof |
| US7019348B2 (en) * | 2004-02-26 | 2006-03-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Embedded semiconductor product with dual depth isolation regions |
| JP4476068B2 (ja) * | 2004-08-02 | 2010-06-09 | 株式会社椿本チエイン | ベアリングローラチェーン |
| JP2006049413A (ja) | 2004-08-02 | 2006-02-16 | Fujitsu Ltd | 半導体装置及びその製造方法 |
-
2004
- 2004-12-28 JP JP2004379735A patent/JP4781673B2/ja not_active Expired - Fee Related
-
2005
- 2005-12-20 US US11/311,165 patent/US8106437B2/en not_active Expired - Fee Related
- 2005-12-28 CN CNA2005101378579A patent/CN1819208A/zh active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| US8106437B2 (en) | 2012-01-31 |
| JP2006186185A (ja) | 2006-07-13 |
| US20060138512A1 (en) | 2006-06-29 |
| CN1819208A (zh) | 2006-08-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7576389B2 (en) | Semiconductor device and manufacture method thereof | |
| US6992358B2 (en) | Semiconductor device and method for manufacturing the same | |
| KR100319356B1 (ko) | 반도체 장치 | |
| US6998676B2 (en) | Double-gate structure fin-type transistor | |
| JP4570811B2 (ja) | 半導体装置 | |
| JP5693809B2 (ja) | 半導体装置及びその製造方法 | |
| US7189605B2 (en) | Method for fabricating semiconductor device | |
| JP2006339476A (ja) | 半導体装置及びその製造方法 | |
| KR20040027269A (ko) | 반도체 장치 및 그 제조 방법 | |
| TWI533427B (zh) | Semiconductor device and manufacturing method thereof | |
| JP4993248B2 (ja) | リセスチャネル及び非対称接合構造を有する半導体素子の製造方法 | |
| US8013373B2 (en) | Semiconductor device having MOS-transistor formed on semiconductor substrate and method for manufacturing thereof | |
| US7348235B2 (en) | Semiconductor device and method of manufacturing the same | |
| US8748978B2 (en) | Sense-amp transistor of semiconductor device and method for manufacturing the same | |
| JP4468187B2 (ja) | 半導体装置の製造方法 | |
| JP2006186185A (ja) | 半導体記憶装置 | |
| JP2000174225A (ja) | 半導体集積回路装置およびその製造方法 | |
| JP2001196549A (ja) | 半導体装置および半導体装置の製造方法 | |
| US20080211018A1 (en) | Semiconductor device and method of manufacturing the same | |
| US7332390B2 (en) | Semiconductor memory device and fabrication thereof | |
| US7432199B2 (en) | Method of fabricating semiconductor device having reduced contact resistance | |
| US7700435B2 (en) | Method for fabricating deep trench DRAM array | |
| JP2005236135A (ja) | 半導体装置の製造方法 | |
| JP2007157977A (ja) | 半導体装置およびその製造方法 | |
| JP4031777B2 (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071206 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20071206 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20071206 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100309 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100311 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100507 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100524 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110510 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110616 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110705 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110706 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140715 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 4781673 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |