JP4652281B2 - 樹脂封止型半導体装置 - Google Patents
樹脂封止型半導体装置 Download PDFInfo
- Publication number
- JP4652281B2 JP4652281B2 JP2006148106A JP2006148106A JP4652281B2 JP 4652281 B2 JP4652281 B2 JP 4652281B2 JP 2006148106 A JP2006148106 A JP 2006148106A JP 2006148106 A JP2006148106 A JP 2006148106A JP 4652281 B2 JP4652281 B2 JP 4652281B2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- lead
- semiconductor device
- die pad
- encapsulated semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
本発明の第1の実施形態として、リードフレームと、該リードフレームを用いて製造されるQFNである樹脂封止型半導体装置を説明する。
はじめに、本発明の第1の実施形態に係るQFN型の樹脂封止型半導体装置に用いられるリードフレーム(以下、「本実施形態のリードフレーム」と称する)について説明する。
図10(a)〜(c)は、それぞれ上述のリードフレームを用いて製造された本実施形態の樹脂封止型半導体装置の、底面から見たときの平面図,Xb−Xb線における断面図及び外観を示す斜視図である。なお、本明細書中では、外部端子104が露出した面を樹脂封止型半導体装置の底面あるいは下面とし、それに対向する面を上面と称する。
次に、本実施形態の樹脂封止型半導体装置の高周波特性について調べた結果について説明する。
このとき、導通道程1mm当たりのインダクタンスが1nHとすると、上記信号の導通道程におけるインダクタンスは、本実施形態の樹脂封止型半導体装置で0.80nHであるのに対し、QFPでは2.40nHとなる。このインダクタンスの差は、図21で検討された範囲を遙かに越える差である。
次に、本実施形態の樹脂封止型半導体装置の製造方法の一例について説明する。
本発明の第2の実施形態として、QFNの一変形例であるHQFN(ヒートシンク付きQuad Flat Non-leaded Package)を説明する。
また、図27(c)に示すように、樹脂封止型半導体装置の底面の四隅に露出する吊りリード125は、ダイパッド126に接続されると共に半導体チップ221の接地用電極パッドに電気的に接続されており、接地用接続リード123を兼ねている。
本発明の第3の実施形態として、SONである樹脂封止型半導体装置の説明を図を用いて行なう。
図37(a)は、本実施形態に係る樹脂封止型半導体装置の第1の変形例を底面から見たときの平面図であり、図37(b)は、段差加工を施したリードフレームを用いた場合の第1の変形例の断面図であり、図37(c)は、段差加工とテーパー段差加工とを施した場合の第1の変形例の断面図である。なお、図37(b),(c)は、ダイパッド136を通り、長手方向に切った断面を示している。
本発明の参考例として、LGAである樹脂封止型半導体装置の説明を以下に行なう。
次に、外部端子が3列になっている本参考例に係る樹脂封止型半導体装置の変形例について説明する。
101b,101c 位置決め穴
102,122,132,142 信号用リード
103,123,133,143 接地用接続リード
104,124,134,144 外部端子
105,125,135,145 吊りリード
106,126,136,146 ダイパッド
107 外形ライン
108 モールドライン
111 封止テープ
112 回路
116 基板配線
117 溝
151 装置分離用ブレード
151a 装置分離ライン
152 装置貼付用テープ
201,231,221,241 半導体チップ
202,222,232,242 金属細線
203,223,233,243 封止樹脂
204 ゲート
205 ランナー
206a,206b 樹脂封止金型
207 プランジャー
208 ポッド
209 エアベント
210 空気逃げ溝
Claims (3)
- ダイパッドと、
上記ダイパッドの上面に搭載された半導体チップと、
上記ダイパッドの周囲に配置された複数本の第1のリードと、
上記ダイパッドを支持する少なくとも1本の第2のリードと、
上記第1のリードの上面及び上記第2のリードの上面の各々に接続され、上記第1のリード又は上記第2のリードと上記半導体チップとを接続する金属細線と、
上記第1のリードの下面の一部を第1の外部端子、上記第2のリードの下面の一部を第2の外部端子として露出させるように、上記半導体チップ、上記ダイパッド、上記第1のリード、及び上記第2のリードを封止する封止樹脂とを備えた樹脂封止型半導体装置であって、
上記第1の外部端子及び上記第2の外部端子は上記樹脂封止型半導体装置の底面と同一面内に露出しており、
上記ダイパッドの側方において、上記第1の外部端子は、上記第2の外部端子と平行になるように設けられ、
上記第2のリードのうち、上記第2の外部端子となる第1部分と上記ダイパッドとの間に位置する第2部分の厚みは上記第1部分より薄く、上記第2部分には段差部が形成され、上記段差部は上記封止樹脂内に封止され、
上記第1の外部端子の上記ダイパッドに対向する第1端辺と、上記第2の外部端子の上記ダイパッドに対向する第2端辺とが一直線上に形成され、
上記第1の外部端子と上記第2の外部端子との距離は一定であることを特徴とする樹脂封止型半導体装置。 - ダイパッドと、
上記ダイパッドの上面に搭載された半導体チップと、
上記ダイパッドの周囲に配置された複数本の第1のリードと、
上記ダイパッドを支持する少なくとも1本の第2のリードと、
上記第1のリード又は上記第2のリードと上記半導体チップとを接続する金属細線と、
上記第1のリードの下面の一部を第1の外部端子、上記第2のリードの下面の一部を第2の外部端子として露出させるように、上記半導体チップ、上記ダイパッド、上記第1のリード、及び上記第2のリードを封止する封止樹脂とを備えた樹脂封止型半導体装置であって、
上記第1の外部端子と上記第2の外部端子とは上記樹脂封止型半導体装置の底面と同一面内に露出しており、
上記ダイパッドの側方において、上記第1の外部端子は、上記第2の外部端子と平行になるように設けられ、
上記第2のリードのうち、上記第2の外部端子となる第1部分と上記ダイパッドとの間に位置する第2部分の厚みは上記第1部分より薄く、上記第2部分には段差部が形成され、上記段差部は上記封止樹脂内に封止され、
上記第1の外部端子の上記ダイパッドに対向する第1端辺と、上記第2の外部端子の上記ダイパッドに対向する第2端辺とが一直線上に形成されていることを特徴とする樹脂封止型半導体装置。 - 上記第1のリードの側面と上記第2のリードの側面とは上記樹脂封止型半導体装置の側面と同一面内にあることを特徴とする請求項2に記載の樹脂封止型半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006148106A JP4652281B2 (ja) | 2006-05-29 | 2006-05-29 | 樹脂封止型半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006148106A JP4652281B2 (ja) | 2006-05-29 | 2006-05-29 | 樹脂封止型半導体装置 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004117283A Division JP3913228B2 (ja) | 2004-04-12 | 2004-04-12 | 樹脂封止型半導体装置及びその製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010106155A Division JP2010166100A (ja) | 2010-05-06 | 2010-05-06 | 樹脂封止型半導体装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2006222471A JP2006222471A (ja) | 2006-08-24 |
JP2006222471A5 JP2006222471A5 (ja) | 2007-01-18 |
JP4652281B2 true JP4652281B2 (ja) | 2011-03-16 |
Family
ID=36984521
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006148106A Expired - Fee Related JP4652281B2 (ja) | 2006-05-29 | 2006-05-29 | 樹脂封止型半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4652281B2 (ja) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008117875A (ja) * | 2006-11-02 | 2008-05-22 | Renesas Technology Corp | 半導体装置および半導体装置の製造方法 |
JP4380748B2 (ja) | 2007-08-08 | 2009-12-09 | ヤマハ株式会社 | 半導体装置、及び、マイクロフォンパッケージ |
JP5499437B2 (ja) * | 2008-01-10 | 2014-05-21 | 株式会社デンソー | モールドパッケージ |
JP5572622B2 (ja) | 2009-05-15 | 2014-08-13 | ローム株式会社 | 半導体装置 |
JP5953703B2 (ja) | 2011-10-31 | 2016-07-20 | ソニー株式会社 | リードフレームおよび半導体装置 |
JPWO2023008252A1 (ja) * | 2021-07-26 | 2023-02-02 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH118335A (ja) * | 1997-02-17 | 1999-01-12 | Anam Ind Co Inc | 回路基板及びその製造方法とこれを用いた半導体パッケージの製造方法 |
JP2000299423A (ja) * | 1999-04-16 | 2000-10-24 | Hitachi Ltd | リードフレームおよびそれを用いた半導体装置ならびにその製造方法 |
JP2001345411A (ja) * | 2000-05-31 | 2001-12-14 | Matsushita Electric Ind Co Ltd | リードフレームとそれを用いた半導体装置及びその生産方法 |
-
2006
- 2006-05-29 JP JP2006148106A patent/JP4652281B2/ja not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH118335A (ja) * | 1997-02-17 | 1999-01-12 | Anam Ind Co Inc | 回路基板及びその製造方法とこれを用いた半導体パッケージの製造方法 |
JP2000299423A (ja) * | 1999-04-16 | 2000-10-24 | Hitachi Ltd | リードフレームおよびそれを用いた半導体装置ならびにその製造方法 |
JP2001345411A (ja) * | 2000-05-31 | 2001-12-14 | Matsushita Electric Ind Co Ltd | リードフレームとそれを用いた半導体装置及びその生産方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2006222471A (ja) | 2006-08-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100541494B1 (ko) | 리드프레임 및 그 제조방법, 수지봉입형 반도체장치 및 그제조방법 | |
KR101022638B1 (ko) | 멀티-다이 반도체 패키지 | |
JP5001872B2 (ja) | 半導体装置 | |
KR101286874B1 (ko) | 반도체 장치 및 그 제조 방법 | |
JP2006318996A (ja) | リードフレームおよび樹脂封止型半導体装置 | |
JP2000323623A (ja) | 半導体装置 | |
JP5924110B2 (ja) | 半導体装置、半導体装置モジュールおよび半導体装置の製造方法 | |
JP4652281B2 (ja) | 樹脂封止型半導体装置 | |
JPH09312375A (ja) | リードフレーム、半導体装置及び半導体装置の製造方法 | |
JP2010147070A (ja) | 半導体装置 | |
JP2001007140A (ja) | 高周波半導体装置 | |
KR20090009142A (ko) | 반도체 장치 및 그 제조 방법 | |
JP2006222471A5 (ja) | ||
JP2010166100A (ja) | 樹脂封止型半導体装置 | |
JP3913228B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
JP4767277B2 (ja) | リードフレームおよび樹脂封止型半導体装置 | |
US10930604B2 (en) | Ultra-thin multichip power devices | |
JP4252563B2 (ja) | 半導体装置 | |
JP2001024133A (ja) | リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法 | |
JP2005191158A (ja) | 半導体装置及びその製造方法 | |
JP2006216993A (ja) | 樹脂封止型半導体装置 | |
JP4066050B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
JP5119092B2 (ja) | 半導体装置の製造方法 | |
JP2002110889A (ja) | 半導体装置及びその製造方法 | |
US8080448B1 (en) | Semiconductor device with nested rows of contacts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060529 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061128 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090512 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090713 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100309 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100506 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100608 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100802 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101130 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101215 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131224 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |