JP4450554B2 - 全二重通信システムにおける受信機インピーダンスの較正装置 - Google Patents

全二重通信システムにおける受信機インピーダンスの較正装置 Download PDF

Info

Publication number
JP4450554B2
JP4450554B2 JP2002523708A JP2002523708A JP4450554B2 JP 4450554 B2 JP4450554 B2 JP 4450554B2 JP 2002523708 A JP2002523708 A JP 2002523708A JP 2002523708 A JP2002523708 A JP 2002523708A JP 4450554 B2 JP4450554 B2 JP 4450554B2
Authority
JP
Japan
Prior art keywords
impedance
transmitter
receiver
interface transmission
full
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002523708A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004507959A (ja
JP2004507959A5 (enExample
Inventor
ジョンソン，ルーク，エー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JP2004507959A publication Critical patent/JP2004507959A/ja
Publication of JP2004507959A5 publication Critical patent/JP2004507959A5/ja
Application granted granted Critical
Publication of JP4450554B2 publication Critical patent/JP4450554B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38—Impedance-matching networks
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38—Impedance-matching networks
    • H03H7/40—Automatic matching of load impedance to source impedance

Landscapes

  • Dc Digital Transmission (AREA)
  • Transceivers (AREA)
  • Logic Circuits (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Bidirectional Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP2002523708A 2000-08-31 2001-08-29 全二重通信システムにおける受信機インピーダンスの較正装置 Expired - Fee Related JP4450554B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/652,031 US6417675B1 (en) 2000-08-31 2000-08-31 Receiver impedance calibration arrangements in full duplex communication systems
PCT/US2001/026905 WO2002019521A2 (en) 2000-08-31 2001-08-29 Receiver impedance calibration arrangements in full duplex communication systems

Publications (3)

Publication Number Publication Date
JP2004507959A JP2004507959A (ja) 2004-03-11
JP2004507959A5 JP2004507959A5 (enExample) 2005-02-24
JP4450554B2 true JP4450554B2 (ja) 2010-04-14

Family

ID=24615241

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002523708A Expired - Fee Related JP4450554B2 (ja) 2000-08-31 2001-08-29 全二重通信システムにおける受信機インピーダンスの較正装置

Country Status (7)

Country Link
US (1) US6417675B1 (enExample)
JP (1) JP4450554B2 (enExample)
KR (1) KR100518650B1 (enExample)
CN (1) CN1252917C (enExample)
AU (1) AU2001288490A1 (enExample)
TW (1) TW533687B (enExample)
WO (1) WO2002019521A2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7035608B2 (en) * 2001-03-16 2006-04-25 Aura Communications Technology, Inc. Methods and apparatus for tuning in an inductive system
JP3676736B2 (ja) * 2002-01-17 2005-07-27 Ｎｅｃエレクトロニクス株式会社 データインタフェース回路
US6734702B1 (en) * 2002-11-12 2004-05-11 Texas Instruments Incorporated Impedance calibration circuit
US6965839B2 (en) * 2003-04-28 2005-11-15 International Business Machines Corporation Proactive automated calibration of integrated circuit interface
US7652896B2 (en) * 2004-12-29 2010-01-26 Hewlett-Packard Development Company, L.P. Component for impedance matching
US7656226B2 (en) * 2006-03-31 2010-02-02 Intel Corporation Switched capacitor equalizer with offset voltage cancelling
US7649388B2 (en) * 2006-03-31 2010-01-19 Intel Corporation Analog voltage recovery circuit
KR101046242B1 (ko) * 2009-06-30 2011-07-04 주식회사 하이닉스반도체 임피던스 조정 회로 및 이를 이용한 반도체 장치
TWI437828B (zh) * 2011-02-11 2014-05-11 Realtek Semiconductor Corp 傳輸介面的阻抗與增益補償裝置與方法
US9093990B2 (en) * 2013-09-19 2015-07-28 Intel Corporation Matrix matching crosstalk reduction device and method
US9768780B2 (en) 2014-05-30 2017-09-19 Intel Corporation Apparatus for providing shared reference device with metal line formed from metal layer with lower resistivity compared to other metal layers in processor
US9778293B1 (en) * 2014-09-25 2017-10-03 Western Digital Technologies, Inc. Monitoring voltage levels for data storage devices
US9800323B2 (en) * 2015-03-13 2017-10-24 Mission Microwave Technologies, Inc. Satellite transmitter system
CN106059600A (zh) * 2016-07-29 2016-10-26 无锡信大气象传感网科技有限公司 一种用于大数据传输的无线数据接收器的工作方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5084637A (en) * 1989-05-30 1992-01-28 International Business Machines Corp. Bidirectional level shifting interface circuit
JP2902016B2 (ja) * 1989-11-21 1999-06-07 株式会社日立製作所 信号伝送方法および回路
SE9400657D0 (sv) 1994-02-25 1994-02-25 Ellemtel Utvecklings Ab En, en kontrollspänning alstrande, krets
US5463359A (en) * 1994-03-21 1995-10-31 Texas Instruments Incorporated Impedance matching network for low output impedance devices
US5548222A (en) * 1994-09-29 1996-08-20 Forte Networks Method and apparatus for measuring attenuation and crosstalk in data and communication channels
US6198292B1 (en) * 1999-07-20 2001-03-06 Agilent Technologies, Inc. Crosstalk test unit and method of calibration

Also Published As

Publication number Publication date
KR20030024909A (ko) 2003-03-26
CN1451203A (zh) 2003-10-22
JP2004507959A (ja) 2004-03-11
US6417675B1 (en) 2002-07-09
KR100518650B1 (ko) 2005-09-30
WO2002019521A3 (en) 2002-06-13
WO2002019521A2 (en) 2002-03-07
AU2001288490A1 (en) 2002-03-13
CN1252917C (zh) 2006-04-19
TW533687B (en) 2003-05-21

Similar Documents

Publication Publication Date Title
JP4450554B2 (ja) 全二重通信システムにおける受信機インピーダンスの較正装置
JP2001177580A (ja) インピーダンス適合システム
US7093041B2 (en) Dual purpose PCI-X DDR configurable terminator/driver
JP5629313B2 (ja) 差動信号伝送線路、ｉｃパッケージおよびそれらの試験方法
CN106533383A (zh) 电阻校正方法及其校正系统
JP5269472B2 (ja) ガラス上の差動信号に対する終端補償
JP5346072B2 (ja) ユニバーサルシリアルバス（ｕｓｂ）システムのオンライン較正方法及びその装置
US7746195B2 (en) Circuit topology for multiple loads
JP6551013B2 (ja) ケーブルハーネス装置、および電子機器
JP5425705B2 (ja) 容量性バックプレーンを駆動するためのディエンファシス自動設定
CN215297645U (zh) 校准装置
US20110109422A1 (en) Impedance Calibration Circuit with Uniform Step Heights
CN203675437U (zh) 电路板及具有此电路板的电子装置
JPWO2007091306A1 (ja) 差動信号伝送装置、差動信号受信装置
US20100026413A1 (en) Differential signal termination block
US6549031B1 (en) Point to point alternating current (AC) impedance compensation for impedance mismatch
US7420818B2 (en) Memory module having a matching capacitor and memory system having the same
CN100492898C (zh) 传输线终端补偿电路
US20070076580A1 (en) Signal transmitting circuit
CN112398540A (zh) 光模块及包括其的信号处理系统
CN112881962A (zh) 校准装置
CN100428211C (zh) 发送端电路、接收端电路、接口切换模块及接口切换方法
JP2001084070A (ja) プリント配線基板及び電子機器のプリント配線基板
WO2025167080A1 (zh) 天线调谐方法、电子设备及可读存储介质
CN103516311B (zh) 均衡器

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050705

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080623

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080625

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080925

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090703

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091005

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100104

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100126

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130205

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees