TW533687B - Receiver impedance calibration arrangements in full duplex communication systems - Google Patents

Receiver impedance calibration arrangements in full duplex communication systems Download PDF

Info

Publication number
TW533687B
TW533687B TW090121595A TW90121595A TW533687B TW 533687 B TW533687 B TW 533687B TW 090121595 A TW090121595 A TW 090121595A TW 90121595 A TW90121595 A TW 90121595A TW 533687 B TW533687 B TW 533687B
Authority
TW
Taiwan
Prior art keywords
impedance
devices
patent application
scope
item
Prior art date
Application number
TW090121595A
Other languages
English (en)
Chinese (zh)
Inventor
Luke A Johnson
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of TW533687B publication Critical patent/TW533687B/zh

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38Impedance-matching networks
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/38Impedance-matching networks
    • H03H7/40Automatic matching of load impedance to source impedance

Landscapes

  • Dc Digital Transmission (AREA)
  • Transceivers (AREA)
  • Logic Circuits (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Bidirectional Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
TW090121595A 2000-08-31 2001-08-31 Receiver impedance calibration arrangements in full duplex communication systems TW533687B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/652,031 US6417675B1 (en) 2000-08-31 2000-08-31 Receiver impedance calibration arrangements in full duplex communication systems

Publications (1)

Publication Number Publication Date
TW533687B true TW533687B (en) 2003-05-21

Family

ID=24615241

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090121595A TW533687B (en) 2000-08-31 2001-08-31 Receiver impedance calibration arrangements in full duplex communication systems

Country Status (7)

Country Link
US (1) US6417675B1 (enExample)
JP (1) JP4450554B2 (enExample)
KR (1) KR100518650B1 (enExample)
CN (1) CN1252917C (enExample)
AU (1) AU2001288490A1 (enExample)
TW (1) TW533687B (enExample)
WO (1) WO2002019521A2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7035608B2 (en) * 2001-03-16 2006-04-25 Aura Communications Technology, Inc. Methods and apparatus for tuning in an inductive system
JP3676736B2 (ja) * 2002-01-17 2005-07-27 Necエレクトロニクス株式会社 データインタフェース回路
US6734702B1 (en) * 2002-11-12 2004-05-11 Texas Instruments Incorporated Impedance calibration circuit
US6965839B2 (en) * 2003-04-28 2005-11-15 International Business Machines Corporation Proactive automated calibration of integrated circuit interface
US7652896B2 (en) * 2004-12-29 2010-01-26 Hewlett-Packard Development Company, L.P. Component for impedance matching
US7656226B2 (en) * 2006-03-31 2010-02-02 Intel Corporation Switched capacitor equalizer with offset voltage cancelling
US7649388B2 (en) * 2006-03-31 2010-01-19 Intel Corporation Analog voltage recovery circuit
KR101046242B1 (ko) * 2009-06-30 2011-07-04 주식회사 하이닉스반도체 임피던스 조정 회로 및 이를 이용한 반도체 장치
TWI437828B (zh) * 2011-02-11 2014-05-11 Realtek Semiconductor Corp 傳輸介面的阻抗與增益補償裝置與方法
US9093990B2 (en) * 2013-09-19 2015-07-28 Intel Corporation Matrix matching crosstalk reduction device and method
US9768780B2 (en) 2014-05-30 2017-09-19 Intel Corporation Apparatus for providing shared reference device with metal line formed from metal layer with lower resistivity compared to other metal layers in processor
US9778293B1 (en) * 2014-09-25 2017-10-03 Western Digital Technologies, Inc. Monitoring voltage levels for data storage devices
US9800323B2 (en) * 2015-03-13 2017-10-24 Mission Microwave Technologies, Inc. Satellite transmitter system
CN106059600A (zh) * 2016-07-29 2016-10-26 无锡信大气象传感网科技有限公司 一种用于大数据传输的无线数据接收器的工作方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5084637A (en) * 1989-05-30 1992-01-28 International Business Machines Corp. Bidirectional level shifting interface circuit
JP2902016B2 (ja) * 1989-11-21 1999-06-07 株式会社日立製作所 信号伝送方法および回路
SE9400657D0 (sv) 1994-02-25 1994-02-25 Ellemtel Utvecklings Ab En, en kontrollspänning alstrande, krets
US5463359A (en) * 1994-03-21 1995-10-31 Texas Instruments Incorporated Impedance matching network for low output impedance devices
US5548222A (en) * 1994-09-29 1996-08-20 Forte Networks Method and apparatus for measuring attenuation and crosstalk in data and communication channels
US6198292B1 (en) * 1999-07-20 2001-03-06 Agilent Technologies, Inc. Crosstalk test unit and method of calibration

Also Published As

Publication number Publication date
KR20030024909A (ko) 2003-03-26
JP4450554B2 (ja) 2010-04-14
CN1451203A (zh) 2003-10-22
JP2004507959A (ja) 2004-03-11
US6417675B1 (en) 2002-07-09
KR100518650B1 (ko) 2005-09-30
WO2002019521A3 (en) 2002-06-13
WO2002019521A2 (en) 2002-03-07
AU2001288490A1 (en) 2002-03-13
CN1252917C (zh) 2006-04-19

Similar Documents

Publication Publication Date Title
TW533687B (en) Receiver impedance calibration arrangements in full duplex communication systems
JP4571711B1 (ja) ワイド・ポートを有するストレージ・サブシステム内のケーブル長を検出するための装置及び方法
TW419920B (en) Differential signal transfer circuit
JP4843800B2 (ja) 信号伝送装置及び方法
JP2001177580A (ja) インピーダンス適合システム
TW201101322A (en) Circuit and method for correcting skew in a plurality of communication channels for communicating with a memory device, memory controller, system and method using the same, and memory test system and method using the same
CN107210777B (zh) 全双工收发器、执行全双工通信的方法以及计算机可读存储介质
TWI301699B (en) Transmitting circuit, receiving circuit, interface switching module and interface switching method for sata and sas interface
US7072803B2 (en) Device and process for acquisition of measurements using a digital communication bus, particularly used during aircraft tests
JP5346072B2 (ja) ユニバーサルシリアルバス(usb)システムのオンライン較正方法及びその装置
JP2001281296A (ja) 挟み込み型の半導体ソケットおよびデュアル−トランスミッション−ライン構成の半導体測定装置
US7834638B2 (en) Differential transmission circuit, disk array apparatus, and output signal setting method
US7605671B2 (en) Component-less termination for electromagnetic couplers used in high speed/frequency differential signaling
US20250062856A1 (en) System and method for signal optimization adjustment based on different heat source information
US20090108956A1 (en) Circuit topology for multiple loads
CN215297645U (zh) 校准装置
TWI759772B (zh) 快速周邊組件互連資料傳輸控制系統
US6549031B1 (en) Point to point alternating current (AC) impedance compensation for impedance mismatch
TWI894647B (zh) 依不同熱源資訊進行訊號最佳化調整之系統與方法
CN100428211C (zh) 发送端电路、接收端电路、接口切换模块及接口切换方法
CN111490953A (zh) 能够选择性地补偿串扰噪声和符号间干扰的电子电路
CN111565272A (zh) 一种并行总线长距离传输摄像头数据的装置及方法
Li et al. Simulation and Verification of DDR5 Memory Signal Tuning for Hygon Computing Platform
US20250306095A1 (en) High performance test interfaces for semiconductor devices
US12367168B1 (en) High-speed DIMM slot terminator

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees