JP3961682B2 - 制御回路及びこれを用いた表示装置 - Google Patents
制御回路及びこれを用いた表示装置 Download PDFInfo
- Publication number
- JP3961682B2 JP3961682B2 JP20462998A JP20462998A JP3961682B2 JP 3961682 B2 JP3961682 B2 JP 3961682B2 JP 20462998 A JP20462998 A JP 20462998A JP 20462998 A JP20462998 A JP 20462998A JP 3961682 B2 JP3961682 B2 JP 3961682B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- digital signal
- output
- output buffer
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20462998A JP3961682B2 (ja) | 1998-07-21 | 1998-07-21 | 制御回路及びこれを用いた表示装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20462998A JP3961682B2 (ja) | 1998-07-21 | 1998-07-21 | 制御回路及びこれを用いた表示装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000035773A JP2000035773A (ja) | 2000-02-02 |
| JP2000035773A5 JP2000035773A5 (enExample) | 2004-12-16 |
| JP3961682B2 true JP3961682B2 (ja) | 2007-08-22 |
Family
ID=16493648
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20462998A Expired - Fee Related JP3961682B2 (ja) | 1998-07-21 | 1998-07-21 | 制御回路及びこれを用いた表示装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3961682B2 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3893844B2 (ja) * | 2000-04-05 | 2007-03-14 | セイコーエプソン株式会社 | 走査回路 |
| KR100933452B1 (ko) * | 2003-11-19 | 2009-12-23 | 엘지디스플레이 주식회사 | 액정표시장치의 구동장치 및 구동방법 |
-
1998
- 1998-07-21 JP JP20462998A patent/JP3961682B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2000035773A (ja) | 2000-02-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6897696B2 (en) | Duty-cycle adjustable buffer and method and method for operating same | |
| US7053660B2 (en) | Output buffer circuit and control method therefor | |
| US6292407B1 (en) | Method and apparatus for circuit variable updates | |
| JP3512343B2 (ja) | パルス整形回路 | |
| JP3962455B2 (ja) | クロック機構 | |
| JP2000174606A (ja) | Mosトランジスタ出力回路 | |
| JP3961682B2 (ja) | 制御回路及びこれを用いた表示装置 | |
| TW202002499A (zh) | 馬達驅動電路 | |
| JP2805466B2 (ja) | メモリのアドレス遷移検出回路 | |
| US6329840B1 (en) | Tristate output buffer with matched signals to PMOS and NMOS output transistors | |
| JPH11316631A (ja) | バスドライバ | |
| KR960009408A (ko) | 노이즈 감소 출력 버퍼 | |
| JP3201276B2 (ja) | 信号伝送回路 | |
| JP3077840B2 (ja) | 半導体集積回路の出力バッファ | |
| KR100673699B1 (ko) | 센스 증폭기 출력 제어 회로 | |
| KR100197984B1 (ko) | 매칭 딜레이 회로 | |
| KR100575610B1 (ko) | 포트 회로 | |
| US6556048B1 (en) | High speed low skew LVTTL output buffer with invert capability | |
| EP0911970A2 (en) | Edge detection circuit | |
| JP2565083B2 (ja) | トライステートバスプルアップ回路 | |
| JP2735268B2 (ja) | Lsiの出力バッファ | |
| JPH03279882A (ja) | 半導体集積回路 | |
| JPS6212210A (ja) | 出力バツフア回路 | |
| JPH11136119A (ja) | 入力回路 | |
| JPH0993108A (ja) | 入出力(i/o)バッファ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040115 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040115 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20040115 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20050928 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20051004 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051118 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060516 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070206 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070330 |
|
| A911 | Transfer of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20070413 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070508 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070517 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100525 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110525 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110525 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120525 Year of fee payment: 5 |
|
| LAPS | Cancellation because of no payment of annual fees |