JP3782753B2 - 半導体装置の製造方法および半導体装置 - Google Patents

半導体装置の製造方法および半導体装置 Download PDF

Info

Publication number
JP3782753B2
JP3782753B2 JP2002124475A JP2002124475A JP3782753B2 JP 3782753 B2 JP3782753 B2 JP 3782753B2 JP 2002124475 A JP2002124475 A JP 2002124475A JP 2002124475 A JP2002124475 A JP 2002124475A JP 3782753 B2 JP3782753 B2 JP 3782753B2
Authority
JP
Japan
Prior art keywords
semiconductor
conductive paste
circuit board
intermediate connector
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002124475A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003017529A (ja
JP2003017529A5 (https=
Inventor
秀樹 東谷
大蔵 安藤
禎志 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2002124475A priority Critical patent/JP3782753B2/ja
Publication of JP2003017529A publication Critical patent/JP2003017529A/ja
Publication of JP2003017529A5 publication Critical patent/JP2003017529A5/ja
Application granted granted Critical
Publication of JP3782753B2 publication Critical patent/JP3782753B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/321Structures or relative sizes of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • H10W72/331Shapes of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/551Materials of bond wires
    • H10W72/552Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5522Materials of bond wires comprising metals or metalloids, e.g. silver comprising gold [Au]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Wire Bonding (AREA)
JP2002124475A 2001-04-25 2002-04-25 半導体装置の製造方法および半導体装置 Expired - Fee Related JP3782753B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002124475A JP3782753B2 (ja) 2001-04-25 2002-04-25 半導体装置の製造方法および半導体装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2001-127778 2001-04-25
JP2001127778 2001-04-25
JP2002124475A JP3782753B2 (ja) 2001-04-25 2002-04-25 半導体装置の製造方法および半導体装置

Publications (3)

Publication Number Publication Date
JP2003017529A JP2003017529A (ja) 2003-01-17
JP2003017529A5 JP2003017529A5 (https=) 2005-08-25
JP3782753B2 true JP3782753B2 (ja) 2006-06-07

Family

ID=26614200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002124475A Expired - Fee Related JP3782753B2 (ja) 2001-04-25 2002-04-25 半導体装置の製造方法および半導体装置

Country Status (1)

Country Link
JP (1) JP3782753B2 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007012965A (ja) * 2005-07-01 2007-01-18 Nec Tokin Corp Icチップの実装方法
WO2007031298A1 (de) * 2005-09-14 2007-03-22 Htc Beteiligungs Gmbh Flip-chip-modul und verfahren zum erzeugen eines flip-chip-moduls
JP5119678B2 (ja) * 2007-02-20 2013-01-16 富士通株式会社 実装構造、接続部材の製造方法、および半導体装置
JP5104687B2 (ja) * 2008-09-19 2012-12-19 日本電気株式会社 接合シート及び電子回路装置並びに製造方法
JP6623941B2 (ja) * 2016-06-09 2019-12-25 株式会社デンソー 多層基板の製造方法
JP7448828B2 (ja) * 2021-09-30 2024-03-13 日亜化学工業株式会社 配線基板、発光装置及びそれらの製造方法

Also Published As

Publication number Publication date
JP2003017529A (ja) 2003-01-17

Similar Documents

Publication Publication Date Title
US7247508B2 (en) Semiconductor device with intermediate connector
JP5886617B2 (ja) 配線基板及びその製造方法、半導体パッケージ
JP4208631B2 (ja) 半導体装置の製造方法
JP4361826B2 (ja) 半導体装置
US5744758A (en) Multilayer circuit board and process of production thereof
US8411450B2 (en) Electronic device package, module, and electronic device
JP6230794B2 (ja) 電子部品内蔵基板及びその製造方法
US9935053B2 (en) Electronic component integrated substrate
US9997474B2 (en) Wiring board and semiconductor device
US20200105651A1 (en) Wiring board
WO2007086498A1 (ja) 半導体素子内蔵基板、半導体素子内蔵型多層回路基板
JP5406572B2 (ja) 電子部品内蔵配線基板及びその製造方法
US10593621B2 (en) Semiconductor device with barrier layer
JP4183708B2 (ja) 部品内蔵基板の製造方法
JP5543754B2 (ja) 半導体パッケージ及びその製造方法
JP5734624B2 (ja) 半導体パッケージの製造方法
US20080185178A1 (en) Circuit board and method for manufacturing the same, semiconductor package, component built-in module and board for electronic equipment
JP3782753B2 (ja) 半導体装置の製造方法および半導体装置
JP5036397B2 (ja) チップ内蔵基板の製造方法
JP2016154195A (ja) 多層配線板
JP3918828B2 (ja) 半導体装置
JP2017034109A (ja) プリント配線板および半導体パッケージ
JP2017201674A (ja) プリント配線板およびその製造方法
US20250309076A1 (en) Substrate with embedded electronic component and method of making the same
JP4283143B2 (ja) 回路基板とその製造方法、半導体パッケージ、部品内蔵モジュール及び電子機器用基板

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050217

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050217

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051221

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051227

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060213

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060307

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060310

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100317

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees