JP3318928B2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JP3318928B2
JP3318928B2 JP10406099A JP10406099A JP3318928B2 JP 3318928 B2 JP3318928 B2 JP 3318928B2 JP 10406099 A JP10406099 A JP 10406099A JP 10406099 A JP10406099 A JP 10406099A JP 3318928 B2 JP3318928 B2 JP 3318928B2
Authority
JP
Japan
Prior art keywords
effect transistor
electrode pad
semiconductor device
wire bonding
field effect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP10406099A
Other languages
English (en)
Other versions
JP2000299351A (ja
Inventor
壽明 井上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP10406099A priority Critical patent/JP3318928B2/ja
Priority to US09/546,261 priority patent/US6465850B1/en
Publication of JP2000299351A publication Critical patent/JP2000299351A/ja
Application granted granted Critical
Publication of JP3318928B2 publication Critical patent/JP3318928B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Description

【発明の詳細な説明】
【０００１】
【発明の属する技術分野】本発明は半導体装置に係わ
り、特にワイヤボンディング用電極パッドを有する電界
効果トランジスタを備えた半導体装置に関する。本発明
は高周波数帯、高出力増幅用の電界効果トランジスタ
(ＦＥＴ)を備える半導体装置に好適に用いられるもので
ある。
【０００２】
【従来の技術】従来のチップは使用する周波数ごとに異
なるチップを用いていた。図２（ａ）は低い周波数で使
用する場合の配線を示す図であり、電界効果トランジス
タのセルから引き出した配線は高抵抗金属による抵抗２
を介してゲートパッド１に繋がる。また図２（ｂ）は高
い周波数で使用する場合の配線を示す図であり、セルか
ら引き出した配線はそのままゲートパッド１に繋がる。
【０００３】
【発明が解決しようとする課題】図２（ａ）の配線パタ
ーンは、低い周波数ではそのまま使用できるが、同一ペ
レットを高い周波数で使用しようとするとＲＦ特性（高
周波特性）は抵抗が無いものに比べ低下することにな
る。
【０００４】一方、図２（ｂ）の配線パターンは、高い
周波数ではそのまま使用できるが、同一ペレットを低い
周波数で使用しようとするとＧＬ（リニアゲイン）に対
し十分なアイソレーションが取れなくなり、デバイスが
不安定になる。ＲＦ（高周波）マッチングでパワーマッ
チングしＧＬを低下させることも可能であるが同時にＲ
Ｆ特性（特に付加効率）も低下することになる。
【０００５】本発明の目的は、従来の課題を解決しつつ
１チップで異なる周波数で使用できるチップを実現し、
少量多品種の所要に対応するチップを提供することにあ
る。
【０００６】
【課題を解決するための手段】本発明の半導体装置は、
ワイヤボンディング用電極パッドを有する電界効果トラ
ンジスタを備えた半導体装置において、前記電界効果ト
ランジスタに接続される第１のワイヤボンディング用電
極パッドと、前記電界効果トランジスタに、前記第１の
ワイヤボンディング用電極パッド及び抵抗を介して接続
される第２のワイヤボンディング用電極パッドとを有す
ることを特徴とするものである。
【０００７】本発明は、特にＧＬ（リニアゲイン）が１
５ｄＢ以上の高性能ＳｉパワーＭＯＳＦＥＴにおいて、
ボンディング位置を変更することにより、同一ペレット
を使いながら異なる周波数帯で発振なく且つＲＦ特性を
低下させることなく使用可能とするものである。
【０００８】
【発明の実施の形態】図１（ａ），（ｂ）は本発明の半
導体装置の構成を示す図であり、図１（ａ）は、電界効
果トランジスタのセルから引き出した配線を、第１のワ
イヤボンディング用電極パッド３、抵抗２を通して第２
のワイヤボンディング用電極パッド１に繋げ、電極パッ
ド１をワイヤボンディングして配線接続したものであ
る。４はドレイン電極パッドである。抵抗２は、例えば
ＷＳｉ／ポリＳｉで形成した抵抗が用いられる。また図
１（ｂ）はセルから引き出した配線を、第１のワイヤボ
ンディング用電極パッド３に繋げ、この電極パッド３を
ワイヤボンディングして配線接続したものである。
【０００９】図１に示す電界効果トランジスタはマルチ
フィンガー構造と呼ばれるものの一つであり（例えば、
特願平９−４６１６４号に開示されている。）、ドレイ
ン，ゲート，ソースからなる単位セルを複数個配置し、
ドレイン，ゲートを交互に櫛の歯状に接続して電界効果
トランジスタを形成したものである。ただし、本発明に
用いる電界効果トランジスタは、このマルチフィンガー
構造の電界効果トランジスタに限定されるものではな
い。
【００１０】既に説明したように、図１（ａ）の配線パ
ターンは低い周波数で使用する場合に適し、図１（ｂ）
の配線パターンは高い周波数で使用する場合に適する。
【００１１】本実施例では同一ペレットを使用しなが
ら、ボンディングパッドを変更することで直列抵抗の有
無を選択できるため、異なる周波数で使用可能となるデ
バイスが製造できる。このため裏面工程からＭｔ（マウ
ント）工程まで各製品は同一条件で生産でき、ボンディ
ングのプログラム変更のみで周波数の異なる製品の生産
が可能となる。
【００１２】
【発明の効果】以上説明したように、本発明によれば、
同一ペレットを使用しながら、異なる周波数のデバイス
が製造できる。このため裏面工程からＭｔ（マウント）
工程まで各製品は同一条件で生産でき、ボンディングの
プログラム変更のみで周波数対応の異なる製品が生産可
能となる。
【図面の簡単な説明】
【図１】本発明の半導体装置の構成を示す図である。
【図２】従来の半導体装置の構成を示す図である。
【符号の説明】
１ 第２のワイヤボンディング用電極パッド（ゲート電
極パッド） ２ 抵抗 ３ 第１のワイヤボンディング用電極パッド ４ ドレイン電極パッド
───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.7 識別記号 ＦＩ Ｈ０１Ｌ 29/812 (58)調査した分野(Int.Cl.7，ＤＢ名) H01L 27/04 H01L 21/60 H01L 29/78 H01L 29/80 H01L 29/812

Claims (3)

    (57)【特許請求の範囲】
  1. 【請求項１】 ワイヤボンディング用電極パッドを有す
    る電界効果トランジスタを備えた半導体装置において、前記 電界効果トランジスタに接続される第１のワイヤボ
    ンディング用電極パッドと、前記電界効果トランジスタ
    に、前記第１のワイヤボンディング用電極パッド及び抵
    抗を介して接続される第２のワイヤボンディング用電極
    パッドとを有することを特徴とする半導体装置。
  2. 【請求項２】 前記第１のワイヤボンディング用電極パ
    ッドは前記電界効果トランジスタのゲートに接続される
    ことを特徴とする請求項１に記載の半導体装置。
  3. 【請求項３】 前記電界効果トランジスタはマルチフィ
    ンガー構造の電界効果トランジスタである請求項１又は
    ２に記載の半導体装置。
JP10406099A 1999-04-12 1999-04-12 半導体装置 Expired - Fee Related JP3318928B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP10406099A JP3318928B2 (ja) 1999-04-12 1999-04-12 半導体装置
US09/546,261 US6465850B1 (en) 1999-04-12 2000-04-10 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10406099A JP3318928B2 (ja) 1999-04-12 1999-04-12 半導体装置

Publications (2)

Publication Number Publication Date
JP2000299351A JP2000299351A (ja) 2000-10-24
JP3318928B2 true JP3318928B2 (ja) 2002-08-26

Family

ID=14370650

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10406099A Expired - Fee Related JP3318928B2 (ja) 1999-04-12 1999-04-12 半導体装置

Country Status (2)

Country Link
US (1) US6465850B1 (ja)
JP (1) JP3318928B2 (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105531814A (zh) * 2013-09-09 2016-04-27 三菱电机株式会社 开关元件、半导体装置、半导体装置的制造方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4605912A (en) * 1981-12-03 1986-08-12 General Electric Company Continuously variable phase shifting element comprised of interdigitated electrode MESFET
US4471330A (en) * 1982-11-01 1984-09-11 General Electric Company Digital phase bit for microwave operation
US4543535A (en) * 1984-04-16 1985-09-24 Raytheon Company Distributed power amplifier
JPS61194865A (ja) 1985-02-25 1986-08-29 Nec Corp 集積回路
JPS6233475A (ja) 1985-08-06 1987-02-13 Nec Corp 半導体装置
JPH0680802B2 (ja) 1987-09-18 1994-10-12 住友電気工業株式会社 半導体装置
JPH088264B2 (ja) * 1988-06-30 1996-01-29 株式会社東芝 半導体集積回路
US4939485A (en) * 1988-12-09 1990-07-03 Varian Associates, Inc. Microwave field effect switch
JP2680132B2 (ja) 1989-07-03 1997-11-19 富士通株式会社 半導体装置
JPH03292004A (ja) 1990-04-10 1991-12-24 Matsushita Electron Corp モノリシックマイクロ波集積回路素子
JPH04116966A (ja) 1990-09-07 1992-04-17 Mitsubishi Electric Corp 高周波集積回路
JP2800566B2 (ja) * 1991-07-23 1998-09-21 日本電気株式会社 電界効果トランジスタおよび高周波信号発振器および周波数変換回路
JPH0946164A (ja) 1995-07-28 1997-02-14 Canon Inc 弾性表面波装置
JP3129223B2 (ja) * 1997-02-28 2001-01-29 日本電気株式会社 半導体装置

Also Published As

Publication number Publication date
US6465850B1 (en) 2002-10-15
JP2000299351A (ja) 2000-10-24

Similar Documents

Publication Publication Date Title
US6177834B1 (en) Output matched LDMOS power transistor device
US20040145034A1 (en) Semiconductor device
JP2004260364A (ja) 半導体装置及び高出力電力増幅装置並びにパソコンカード
JP2001237316A (ja) 無線通信装置
JP3364404B2 (ja) 半導体の入出力接続構造
JP2005535227A (ja) 分布型電力増幅器のためのハイブリット構造
JPH11238851A (ja) 集積回路装置およびそれを用いた通信機
JP3318928B2 (ja) 半導体装置
JP2884577B2 (ja) 電界効果トランジスタ
SE9803485L (sv) Förfarande och anordning för hopkoppling av radiofrekvens-SiC-fälteffekttransistorer för högeffekttillämpningar
JP3130809B2 (ja) 半導体装置
US20030089994A1 (en) Soild state power amplifying device
JP3178598B2 (ja) 電力増幅器
JPH11251584A (ja) トランジスタおよびそれを用いた高周波増幅器
US20030201113A1 (en) Lead-less semiconductor device with improved electrode pattern structure
JPH07226489A (ja) マイクロ波半導体装置
WO2001061752A1 (en) Rf power transistor having cascaded cells with phase matching between cells
JP2001244710A (ja) 高周波装置及びこれを使用した移動無線器
JPS6342739Y2 (ja)
JPS61104673A (ja) 超高周波用電界効果トランジスタ装置
JP2718405B2 (ja) 半導体装置
JP2003158407A (ja) 半導体の入出力接続構造
JP2858643B2 (ja) 高出力半導体装置
JPH08172306A (ja) 高周波装置及びこれを使用した移動無線器
JPS6237952A (ja) 半導体装置

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080621

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090621

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100621

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100621

Year of fee payment: 8

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100621

Year of fee payment: 8

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100621

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110621

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120621

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120621

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130621

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130621

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140621

Year of fee payment: 12

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees