JP2661842B2 - データ伝送回路 - Google Patents
データ伝送回路Info
- Publication number
- JP2661842B2 JP2661842B2 JP4216913A JP21691392A JP2661842B2 JP 2661842 B2 JP2661842 B2 JP 2661842B2 JP 4216913 A JP4216913 A JP 4216913A JP 21691392 A JP21691392 A JP 21691392A JP 2661842 B2 JP2661842 B2 JP 2661842B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- transistor
- channel
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4096—Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches
Landscapes
- Engineering & Computer Science (AREA)
- Databases & Information Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019910014099A KR940008294B1 (ko) | 1991-08-14 | 1991-08-14 | 공통 입출력선을 가지는 고속 데이타 전송회로 |
| KR1019910014098A KR940004517B1 (ko) | 1991-08-14 | 1991-08-14 | 공통 입출력선을 가지는 데이타 전송회로 |
| KR91-14098 | 1991-08-14 | ||
| KR91-14099 | 1991-08-14 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH05205475A JPH05205475A (ja) | 1993-08-13 |
| JP2661842B2 true JP2661842B2 (ja) | 1997-10-08 |
Family
ID=26628708
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4216913A Expired - Fee Related JP2661842B2 (ja) | 1991-08-14 | 1992-08-14 | データ伝送回路 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5283760A (enExample) |
| JP (1) | JP2661842B2 (enExample) |
| DE (1) | DE4226844C2 (enExample) |
| FR (1) | FR2680429B1 (enExample) |
| GB (1) | GB2259384B (enExample) |
| IT (1) | IT1255779B (enExample) |
| TW (1) | TW245857B (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR940007640B1 (ko) * | 1991-07-31 | 1994-08-22 | 삼성전자 주식회사 | 공통 입출력선을 가지는 데이타 전송회로 |
| KR950009234B1 (ko) * | 1992-02-19 | 1995-08-18 | 삼성전자주식회사 | 반도체 메모리장치의 비트라인 분리클럭 발생장치 |
| JP2663838B2 (ja) * | 1993-07-27 | 1997-10-15 | 日本電気株式会社 | 半導体集積回路装置 |
| US6044481A (en) * | 1997-05-09 | 2000-03-28 | Artisan Components, Inc. | Programmable universal test interface for testing memories with different test methodologies |
| AU1119799A (en) * | 1997-10-25 | 1999-05-17 | Artisan Components, Inc. | Low power differential signal transition techniques for use in memory devices |
| DE19828657C2 (de) * | 1998-06-26 | 2001-01-04 | Siemens Ag | Integrierter Speicher |
| JP2000100172A (ja) * | 1998-07-22 | 2000-04-07 | Mitsubishi Electric Corp | 半導体記憶装置 |
| US6448631B2 (en) | 1998-09-23 | 2002-09-10 | Artisan Components, Inc. | Cell architecture with local interconnect and method for making same |
| JP2000243086A (ja) | 1998-12-24 | 2000-09-08 | Mitsubishi Electric Corp | 半導体記憶装置 |
| US6367059B1 (en) | 1999-03-23 | 2002-04-02 | Artisan Components, Inc. | Carry chain standard cell with charge sharing reduction architecture |
| US6222777B1 (en) * | 1999-04-09 | 2001-04-24 | Sun Microsystems, Inc. | Output circuit for alternating multiple bit line per column memory architecture |
| JP4667594B2 (ja) * | 2000-12-25 | 2011-04-13 | ルネサスエレクトロニクス株式会社 | 薄膜磁性体記憶装置 |
| KR100546308B1 (ko) * | 2002-12-13 | 2006-01-26 | 삼성전자주식회사 | 데이터 독출 능력이 향상된 반도체 메모리 장치. |
| KR100763247B1 (ko) * | 2006-05-25 | 2007-10-04 | 삼성전자주식회사 | 로컬 센스앰프를 갖는 반도체 메모리 장치 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60150296A (ja) * | 1984-01-13 | 1985-08-07 | Nec Corp | スタテイツクメモリ回路 |
| JPS6258492A (ja) * | 1985-09-09 | 1987-03-14 | Toshiba Corp | 半導体記憶装置 |
| KR890003488B1 (ko) * | 1986-06-30 | 1989-09-22 | 삼성전자 주식회사 | 데이터 전송회로 |
| JPH02246516A (ja) * | 1989-03-20 | 1990-10-02 | Hitachi Ltd | 半導体装置 |
| JPH02301097A (ja) * | 1989-05-15 | 1990-12-13 | Toshiba Corp | ダイナミック型ランダムアクセスメモリ |
| JP3101297B2 (ja) * | 1990-03-30 | 2000-10-23 | 株式会社東芝 | 半導体メモリ装置 |
| JP3101298B2 (ja) * | 1990-03-30 | 2000-10-23 | 株式会社東芝 | 半導体メモリ装置 |
-
1992
- 1992-07-27 US US07/918,615 patent/US5283760A/en not_active Expired - Lifetime
- 1992-08-11 FR FR9209908A patent/FR2680429B1/fr not_active Expired - Fee Related
- 1992-08-13 DE DE4226844A patent/DE4226844C2/de not_active Expired - Fee Related
- 1992-08-13 IT ITMI921989A patent/IT1255779B/it active IP Right Grant
- 1992-08-14 GB GB9217373A patent/GB2259384B/en not_active Expired - Fee Related
- 1992-08-14 JP JP4216913A patent/JP2661842B2/ja not_active Expired - Fee Related
- 1992-08-17 TW TW081106476A patent/TW245857B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| FR2680429B1 (fr) | 1994-03-25 |
| GB2259384A (en) | 1993-03-10 |
| JPH05205475A (ja) | 1993-08-13 |
| ITMI921989A0 (it) | 1992-08-13 |
| TW245857B (enExample) | 1995-04-21 |
| US5283760A (en) | 1994-02-01 |
| IT1255779B (it) | 1995-11-15 |
| DE4226844C2 (de) | 1994-12-01 |
| DE4226844A1 (de) | 1993-02-18 |
| GB2259384B (en) | 1995-12-20 |
| GB9217373D0 (en) | 1992-09-30 |
| ITMI921989A1 (it) | 1994-02-13 |
| FR2680429A1 (fr) | 1993-02-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6985394B2 (en) | Integrated circuit devices including input/output line pairs and precharge circuits and related memory devices | |
| US5293563A (en) | Multi-level memory cell with increased read-out margin | |
| US5315555A (en) | Sense amplifier for performing a high-speed sensing operation | |
| KR940007640B1 (ko) | 공통 입출력선을 가지는 데이타 전송회로 | |
| JP2661842B2 (ja) | データ伝送回路 | |
| EP0023510B1 (en) | Memory organization for reducing peak current | |
| US5053998A (en) | Semiconductor memory device with dual drivers to sense amp array | |
| JPH0518198B2 (enExample) | ||
| US5148399A (en) | Sense amplifier circuitry selectively separable from bit lines for dynamic random access memory | |
| US4829483A (en) | Method and apparatus for selecting disconnecting first and second bit line pairs for sensing data output from a drain at a high speed | |
| KR940007639B1 (ko) | 분할된 입출력 라인을 갖는 데이타 전송회로 | |
| US7009899B2 (en) | Bit line precharge signal generator for memory device | |
| KR100388217B1 (ko) | 반도체 메모리 | |
| EP0509497B1 (en) | Dynamic random access memory device having sense amplifier circuit arrays sequentially activated | |
| US5369613A (en) | Semiconductor memory device having clamping circit for suppressing potential differences between pairs of data I/O lines | |
| KR940008294B1 (ko) | 공통 입출력선을 가지는 고속 데이타 전송회로 | |
| KR940004517B1 (ko) | 공통 입출력선을 가지는 데이타 전송회로 | |
| JPH0713869B2 (ja) | データ伝送回路 | |
| JP2792256B2 (ja) | 半導体メモリ | |
| KR0145859B1 (ko) | 승압전압이 사용되는 컬럼선택수단을 구비하는 반도체 메모리 | |
| JP2907481B2 (ja) | 半導体記憶装置 | |
| JPH06223571A (ja) | 半導体集積回路装置 | |
| KR19990048157A (ko) | 다수개의 데이터 입출력선 균압기를 가지는 반도체 메모리 장치 | |
| JPH0620480A (ja) | 半導体メモリ装置 | |
| JPS6218995B2 (enExample) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19970506 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080613 Year of fee payment: 11 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090613 Year of fee payment: 12 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100613 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100613 Year of fee payment: 13 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110613 Year of fee payment: 14 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120613 Year of fee payment: 15 |
|
| LAPS | Cancellation because of no payment of annual fees |