JP2651246B2 - Ｃｍｏｓ入力バッファ回路 - Google Patents

Ｃｍｏｓ入力バッファ回路

Info

Publication number
JP2651246B2
JP2651246B2 JP1183539A JP18353989A JP2651246B2 JP 2651246 B2 JP2651246 B2 JP 2651246B2 JP 1183539 A JP1183539 A JP 1183539A JP 18353989 A JP18353989 A JP 18353989A JP 2651246 B2 JP2651246 B2 JP 2651246B2
Authority
JP
Japan
Prior art keywords
mos transistor
current
temperature
buffer circuit
supply line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP1183539A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0311823A (ja
Inventor
泰聖 鄭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sansei Denshi Co Ltd
Original Assignee
Sansei Denshi Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sansei Denshi Co Ltd filed Critical Sansei Denshi Co Ltd
Publication of JPH0311823A publication Critical patent/JPH0311823A/ja
Application granted granted Critical
Publication of JP2651246B2 publication Critical patent/JP2651246B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0021—Modifications of threshold
    • H03K19/0027—Modifications of threshold in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384—Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
JP1183539A 1989-05-27 1989-07-15 Ｃｍｏｓ入力バッファ回路 Expired - Fee Related JP2651246B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019890007106A KR910009810B1 (ko) 1989-05-27 1989-05-27 Cmos 입력 버퍼 회로
KR7106 1989-05-27

Publications (2)

Publication Number Publication Date
JPH0311823A JPH0311823A (ja) 1991-01-21
JP2651246B2 true JP2651246B2 (ja) 1997-09-10

Family

ID=19286514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1183539A Expired - Fee Related JP2651246B2 (ja) 1989-05-27 1989-07-15 Ｃｍｏｓ入力バッファ回路

Country Status (6)

Country Link
JP (1) JP2651246B2 (enrdf_load_stackoverflow)
KR (1) KR910009810B1 (enrdf_load_stackoverflow)
DE (1) DE3926657A1 (enrdf_load_stackoverflow)
FR (1) FR2647608B1 (enrdf_load_stackoverflow)
GB (1) GB2232311B (enrdf_load_stackoverflow)
NL (1) NL190137C (enrdf_load_stackoverflow)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19910352C1 (de) * 1999-03-09 2000-06-15 Siemens Ag Kompensationsschaltung für Treiberschaltungen
DE10151020A1 (de) * 2001-10-16 2003-04-30 Infineon Technologies Ag Schaltkreis-Anordnung, Sensor-Array und Biosensor-Array
US7495483B2 (en) * 2005-06-30 2009-02-24 Stmicroelectronics Pvt. Ltd. Input buffer for CMOS integrated circuits
JP4812450B2 (ja) * 2006-02-07 2011-11-09 富士通コンポーネント株式会社 高速伝送用コネクタ
JP4747081B2 (ja) * 2006-12-06 2011-08-10 株式会社オートネットワーク技術研究所 シールドコネクタ

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5772429A (en) * 1980-10-22 1982-05-06 Toshiba Corp Semiconductor integrated circuit device
US4717836A (en) * 1986-02-04 1988-01-05 Burr-Brown Corporation CMOS input level shifting circuit with temperature-compensating n-channel field effect transistor structure
JPS62224117A (ja) * 1986-03-26 1987-10-02 Hitachi Micro Comput Eng Ltd 信号出力回路
JPS63226110A (ja) * 1987-03-16 1988-09-20 Fujitsu Ltd ヒステリシスインバ−タ回路
JPS6441521A (en) * 1987-08-08 1989-02-13 Mitsubishi Electric Corp Threshold level switching circuit
JPS6486614A (en) * 1987-09-29 1989-03-31 Nec Corp Mos input buffer
JPH01126822A (ja) * 1987-11-12 1989-05-18 Kawasaki Steel Corp プログラマブル入力回路
JPH01286619A (ja) * 1988-05-13 1989-11-17 Nec Corp 入力回路

Also Published As

Publication number Publication date
GB2232311A (en) 1990-12-05
FR2647608B1 (fr) 1994-11-10
DE3926657C2 (enrdf_load_stackoverflow) 1991-07-25
NL8902048A (nl) 1990-12-17
GB2232311B (en) 1994-03-02
NL190137B (nl) 1993-06-01
KR900019380A (ko) 1990-12-24
GB8918991D0 (en) 1989-10-04
JPH0311823A (ja) 1991-01-21
FR2647608A1 (fr) 1990-11-30
DE3926657A1 (de) 1990-11-29
NL190137C (nl) 1993-11-01
KR910009810B1 (ko) 1991-11-30

Similar Documents

Publication Publication Date Title
US4996443A (en) Integrated circuit for level shift
JP2525346B2 (ja) 定電流源回路を有する差動増幅回路
EP0497319B1 (en) Semiconductor integrated circuit device having substrate potential detection circuit
US5057722A (en) Delay circuit having stable delay time
US5191233A (en) Flip-flop type level-shift circuit
JP3319406B2 (ja) 比較増幅検出回路
JPH08204470A (ja) 演算増幅器
US4988897A (en) TTL to CMOS input buffer circuit
KR910007657B1 (ko) 반도체 온도검출회로
US3961279A (en) CMOS differential amplifier circuit utilizing a CMOS current sinking transistor which tracks CMOS current sourcing transistors
US6897714B2 (en) Reference voltage generating circuit
JPH11338559A (ja) 定電圧回路
JP2651246B2 (ja) Ｃｍｏｓ入力バッファ回路
JP2591981B2 (ja) アナログ電圧比較器
US20020067213A1 (en) Cascode amplifying circuit and folded cascode amplifying circuit
KR100363139B1 (ko) 버퍼회로및바이어스회로
US4947056A (en) MOSFET for producing a constant voltage
JPH118534A (ja) 半導体集積回路
US7095271B2 (en) Bias circuit
JP2927803B2 (ja) 定電圧発生回路
JP2001325033A (ja) 定電流回路
JPS60217709A (ja) 演算増幅回路
JPH0823271A (ja) Ｃｍｏｓ論理回路
JPH0514172A (ja) 入力回路
JP3071034B2 (ja) 出力バッファ回路

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090516

Year of fee payment: 12

LAPS Cancellation because of no payment of annual fees