JP2510231Y2 - Ｄｍｏｓトランジスタ - Google Patents

Ｄｍｏｓトランジスタ

Info

Publication number
JP2510231Y2
JP2510231Y2 JP13035090U JP13035090U JP2510231Y2 JP 2510231 Y2 JP2510231 Y2 JP 2510231Y2 JP 13035090 U JP13035090 U JP 13035090U JP 13035090 U JP13035090 U JP 13035090U JP 2510231 Y2 JP2510231 Y2 JP 2510231Y2
Authority
JP
Japan
Prior art keywords
concentration impurity
impurity region
drain
region
dmos transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP13035090U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0487660U (enExample
Inventor
徹 三原
和海 山内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Business Innovation Corp
Original Assignee
Fuji Xerox Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd filed Critical Fuji Xerox Co Ltd
Priority to JP13035090U priority Critical patent/JP2510231Y2/ja
Publication of JPH0487660U publication Critical patent/JPH0487660U/ja
Application granted granted Critical
Publication of JP2510231Y2 publication Critical patent/JP2510231Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
JP13035090U 1990-11-30 1990-11-30 Ｄｍｏｓトランジスタ Expired - Fee Related JP2510231Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13035090U JP2510231Y2 (ja) 1990-11-30 1990-11-30 Ｄｍｏｓトランジスタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13035090U JP2510231Y2 (ja) 1990-11-30 1990-11-30 Ｄｍｏｓトランジスタ

Publications (2)

Publication Number Publication Date
JPH0487660U JPH0487660U (enExample) 1992-07-30
JP2510231Y2 true JP2510231Y2 (ja) 1996-09-11

Family

ID=31877702

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13035090U Expired - Fee Related JP2510231Y2 (ja) 1990-11-30 1990-11-30 Ｄｍｏｓトランジスタ

Country Status (1)

Country Link
JP (1) JP2510231Y2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009212110A (ja) * 2008-02-29 2009-09-17 Renesas Technology Corp トランジスタおよびその製造方法
JP5418041B2 (ja) * 2009-07-24 2014-02-19 株式会社リコー 半導体装置
JP6299390B2 (ja) * 2014-04-25 2018-03-28 富士電機株式会社 半導体装置

Also Published As

Publication number Publication date
JPH0487660U (enExample) 1992-07-30

Similar Documents

Publication Publication Date Title
JPH02191340A (ja) 電界効果型半導体装置およびその製造方法
US6136616A (en) Method of forming semiconductor devices using gate electrode dimensions and dopant concentration for controlling drive current strength
US6238975B1 (en) Method for improving electrostatic discharge (ESD) robustness
JPS6361787B2 (enExample)
JPS6395669A (ja) 半導体集積回路装置の製造方法
JPH06349856A (ja) 薄膜トランジスタ及びその製造方法
JPS62104172A (ja) 半導体装置の製造方法
JP2595058B2 (ja) 不揮発性半導体記憶装置の製造方法
JPH07106588A (ja) 半導体装置およびその製造方法
KR100268861B1 (ko) 박막 트랜지스터의 구조와 그 제조방법
JPH08213601A (ja) 半導体装置とその製造方法
KR960015268B1 (ko) 반도체 박막트랜지스터 제조방법
JPS59119870A (ja) 半導体装置の製造方法
KR960000228B1 (ko) 포토 레지스트를 이용한 엘디디(ldd) 구조 형성 공정
KR940016961A (ko) 모스(mos) 트랜지스터 및 그 제조 방법
JPH0294635A (ja) Ｌｄｄ構造のｍｏｓｆｅｔの製造方法
JPS60133756A (ja) 薄膜トランジスタの製造方法
KR100214460B1 (ko) 박막트랜지스터 제조방법
JP2860483B2 (ja) 半導体装置の製造方法
JPH0411771A (ja) 多結晶シリコントランジスタ及び半導体記憶装置
JPS62132362A (ja) 半導体装置の製造方法
KR100327419B1 (ko) 반도체소자제조방법
KR0156116B1 (ko) 박막 트랜지스터의 제조방법
KR100362187B1 (ko) 박막트랜지스터제조방법
KR100192363B1 (ko) 박막트랜지스터의 구조 및 그 제조방법

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees