JP2022514233A - 直接フィードフォワード回路を備える位相同期ループ(pll) - Google Patents
直接フィードフォワード回路を備える位相同期ループ(pll) Download PDFInfo
- Publication number
- JP2022514233A JP2022514233A JP2021533735A JP2021533735A JP2022514233A JP 2022514233 A JP2022514233 A JP 2022514233A JP 2021533735 A JP2021533735 A JP 2021533735A JP 2021533735 A JP2021533735 A JP 2021533735A JP 2022514233 A JP2022514233 A JP 2022514233A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- node
- pll
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/083—Details of the phase-locked loop the reference signal being additionally directly applied to the generator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/219,067 US10924123B2 (en) | 2018-12-13 | 2018-12-13 | Phase-locked loop (PLL) with direct feedforward circuit |
| US16/219,067 | 2018-12-13 | ||
| PCT/US2019/065611 WO2020123587A1 (en) | 2018-12-13 | 2019-12-11 | Phase-locked loop (pll) with direct feedforward circuit |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2022514233A true JP2022514233A (ja) | 2022-02-10 |
| JP2022514233A5 JP2022514233A5 (https=) | 2022-12-12 |
| JPWO2020123587A5 JPWO2020123587A5 (https=) | 2022-12-12 |
Family
ID=71073070
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021533735A Pending JP2022514233A (ja) | 2018-12-13 | 2019-12-11 | 直接フィードフォワード回路を備える位相同期ループ(pll) |
Country Status (6)
| Country | Link |
|---|---|
| US (4) | US10924123B2 (https=) |
| EP (1) | EP3895319B1 (https=) |
| JP (1) | JP2022514233A (https=) |
| KR (1) | KR20210102252A (https=) |
| CN (2) | CN119853675A (https=) |
| WO (1) | WO2020123587A1 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10924123B2 (en) | 2018-12-13 | 2021-02-16 | Texas Instruments Incorporated | Phase-locked loop (PLL) with direct feedforward circuit |
| US11095293B1 (en) * | 2020-12-31 | 2021-08-17 | Texas Instruments Incorporated | Low-power fractional analog PLL without feedback divider |
| US11558057B1 (en) | 2021-11-04 | 2023-01-17 | International Business Machines Corporation | Phase locked loop pulse truncation |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0779159A (ja) * | 1993-09-07 | 1995-03-20 | Nec Corp | チャージポンプ型位相同期ループ |
| JP2004328456A (ja) * | 2003-04-25 | 2004-11-18 | Matsushita Electric Ind Co Ltd | 低域ろ波回路、フィードバックシステムおよび半導体集積回路 |
| US20090237131A1 (en) * | 2008-03-21 | 2009-09-24 | Broadcom Corporation | Phase locked loop |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4305045A (en) | 1979-11-14 | 1981-12-08 | Bell Telephone Laboratories, Incorporated | Phase locked loop clock synchronizing circuit with programmable controller |
| US5663685A (en) * | 1996-03-29 | 1997-09-02 | Bull Hn Information Systems Inc. | Dual flip-flop detector type phase locked loop incorporating dynamic phase offset correction |
| WO2002005428A2 (en) * | 2000-07-10 | 2002-01-17 | Silicon Laboratories, Inc. | Digitally-synthesized loop filter circuit particularly useful for a phase locked loop |
| US20020176188A1 (en) * | 2001-05-25 | 2002-11-28 | Infineon Technologies N.A. Inc. | Offset cancellation of charge pump based phase detector |
| US6529084B1 (en) | 2001-10-11 | 2003-03-04 | International Business Machines Corporation | Interleaved feedforward VCO and PLL |
| DE60314415T2 (de) * | 2003-08-29 | 2008-02-21 | Texas Instruments Inc., Dallas | Phasenregelschleife mit einer Ladungspumpe und Störunterdrückungsverbesserung der Stromversorgung |
| KR100568538B1 (ko) * | 2004-04-09 | 2006-04-07 | 삼성전자주식회사 | 자기 바이어스 위상 동기 루프 |
| JP3939715B2 (ja) * | 2004-08-20 | 2007-07-04 | 日本テキサス・インスツルメンツ株式会社 | 位相同期ループ回路 |
| US7345550B2 (en) * | 2005-12-05 | 2008-03-18 | Sirific Wireless Corporation | Type II phase locked loop using dual path and dual varactors to reduce loop filter components |
| US7548123B2 (en) * | 2007-07-13 | 2009-06-16 | Silicon Laboratories Inc. | Dividerless PLL architecture |
| JP5738749B2 (ja) * | 2011-12-15 | 2015-06-24 | ルネサスエレクトロニクス株式会社 | Pll回路 |
| US8487677B1 (en) * | 2012-03-30 | 2013-07-16 | Freescale Semiconductor, Inc. | Phase locked loop with adaptive biasing |
| US9094028B2 (en) | 2012-04-11 | 2015-07-28 | Rambus Inc. | Wide range frequency synthesizer with quadrature generation and spur cancellation |
| KR101904749B1 (ko) | 2012-05-10 | 2018-10-08 | 삼성전자주식회사 | 위상 고정 루프의 스위칭 및 위상 잡음 향상 기법을 적용한 트랜시버 |
| JP6148953B2 (ja) * | 2013-09-26 | 2017-06-14 | 日本電波工業株式会社 | Pll回路 |
| US10924123B2 (en) * | 2018-12-13 | 2021-02-16 | Texas Instruments Incorporated | Phase-locked loop (PLL) with direct feedforward circuit |
-
2018
- 2018-12-13 US US16/219,067 patent/US10924123B2/en active Active
-
2019
- 2019-12-11 CN CN202411890616.0A patent/CN119853675A/zh active Pending
- 2019-12-11 JP JP2021533735A patent/JP2022514233A/ja active Pending
- 2019-12-11 WO PCT/US2019/065611 patent/WO2020123587A1/en not_active Ceased
- 2019-12-11 KR KR1020217017759A patent/KR20210102252A/ko active Pending
- 2019-12-11 EP EP19895675.7A patent/EP3895319B1/en active Active
- 2019-12-11 CN CN201980067472.XA patent/CN112840569B/zh active Active
-
2021
- 2021-01-12 US US17/146,510 patent/US11418201B2/en active Active
-
2022
- 2022-07-15 US US17/865,808 patent/US11777507B2/en active Active
-
2023
- 2023-08-18 US US18/452,196 patent/US12334939B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0779159A (ja) * | 1993-09-07 | 1995-03-20 | Nec Corp | チャージポンプ型位相同期ループ |
| JP2004328456A (ja) * | 2003-04-25 | 2004-11-18 | Matsushita Electric Ind Co Ltd | 低域ろ波回路、フィードバックシステムおよび半導体集積回路 |
| US20090237131A1 (en) * | 2008-03-21 | 2009-09-24 | Broadcom Corporation | Phase locked loop |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3895319A4 (en) | 2022-01-26 |
| EP3895319A1 (en) | 2021-10-20 |
| US20200195257A1 (en) | 2020-06-18 |
| EP3895319B1 (en) | 2025-06-11 |
| US20230396259A1 (en) | 2023-12-07 |
| CN112840569B (zh) | 2024-12-31 |
| US11777507B2 (en) | 2023-10-03 |
| CN112840569A (zh) | 2021-05-25 |
| CN119853675A (zh) | 2025-04-18 |
| US11418201B2 (en) | 2022-08-16 |
| US12334939B2 (en) | 2025-06-17 |
| KR20210102252A (ko) | 2021-08-19 |
| US20210135675A1 (en) | 2021-05-06 |
| US20220360269A1 (en) | 2022-11-10 |
| US10924123B2 (en) | 2021-02-16 |
| WO2020123587A1 (en) | 2020-06-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112242842B (zh) | 包括子采样电路的锁相环(pll)电路和时钟发生器 | |
| US7719365B2 (en) | Method and apparatus for reducing silicon area of a phase lock loop (PLL) filter without a noise penalty | |
| US12334939B2 (en) | Phase-locked loop (PLL) with direct feedforward circuit | |
| JP2010273320A (ja) | Pll回路 | |
| US20100067636A1 (en) | Baseband Phase-Locked Loop | |
| US7696831B2 (en) | Phase locked loop and method for controlling the same | |
| JPH1084278A (ja) | Pll回路 | |
| KR20170120514A (ko) | 신호 생성회로 및 신호 생성방법 | |
| US6275116B1 (en) | Method, circuit and/or architecture to improve the frequency range of a voltage controlled oscillator | |
| CN116015287B (zh) | 一种基于频率转电压电路校正tdc步进的方法及装置 | |
| US6614318B1 (en) | Voltage controlled oscillator with jitter correction | |
| US20020149087A1 (en) | Semiconductor filter system and signal frequency control method | |
| US8493115B2 (en) | Phase locked loop circuit and system having the same | |
| US7750741B2 (en) | PLL circuit and semiconductor device | |
| KR100905444B1 (ko) | 광대역 위상 고정 루프 장치 | |
| KR100338643B1 (ko) | 위상동기루프에서 위상잡음을 감소시키기 위한 장치 | |
| JP2911269B2 (ja) | Pll周波数シンセサイザ | |
| US20060034409A1 (en) | Digital vco and pll circuit using the digital vco | |
| JPH11251902A (ja) | Pll回路 | |
| US8619937B2 (en) | Integrated CMOS clock generator with a self-biased phase locked loop circuit | |
| JP2010074562A (ja) | Pll回路 | |
| JP3564424B2 (ja) | Pll回路 | |
| JP2006067565A (ja) | Pll特性切り換え方法およびpll回路 | |
| US20050110534A1 (en) | Variation of effective filter capacitance in phase lock loop circuit loop filters | |
| JP2004350094A (ja) | Pll回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20210614 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220208 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221202 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20221202 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20231208 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20240117 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240417 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20240716 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20241114 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20250605 |