JP2022188977A5 - - Google Patents

Download PDF

Info

Publication number
JP2022188977A5
JP2022188977A5 JP2021097292A JP2021097292A JP2022188977A5 JP 2022188977 A5 JP2022188977 A5 JP 2022188977A5 JP 2021097292 A JP2021097292 A JP 2021097292A JP 2021097292 A JP2021097292 A JP 2021097292A JP 2022188977 A5 JP2022188977 A5 JP 2022188977A5
Authority
JP
Japan
Prior art keywords
main surface
core ball
conductive
conductive core
conductive pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021097292A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022188977A (ja
JP7661663B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2021097292A priority Critical patent/JP7661663B2/ja
Priority claimed from JP2021097292A external-priority patent/JP7661663B2/ja
Priority to US17/805,302 priority patent/US12406953B2/en
Priority to CN202210638855.1A priority patent/CN115472589A/zh
Priority to KR1020220069339A priority patent/KR20220167226A/ko
Publication of JP2022188977A publication Critical patent/JP2022188977A/ja
Publication of JP2022188977A5 publication Critical patent/JP2022188977A5/ja
Application granted granted Critical
Publication of JP7661663B2 publication Critical patent/JP7661663B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2021097292A 2021-06-10 2021-06-10 半導体装置及び半導体装置の製造方法 Active JP7661663B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2021097292A JP7661663B2 (ja) 2021-06-10 2021-06-10 半導体装置及び半導体装置の製造方法
US17/805,302 US12406953B2 (en) 2021-06-10 2022-06-03 Semiconductor apparatus and method of making semiconductor apparatus
CN202210638855.1A CN115472589A (zh) 2021-06-10 2022-06-07 半导体装置及半导体装置的制造方法
KR1020220069339A KR20220167226A (ko) 2021-06-10 2022-06-08 반도체 장치 및 반도체 장치의 제조 방법

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2021097292A JP7661663B2 (ja) 2021-06-10 2021-06-10 半導体装置及び半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2022188977A JP2022188977A (ja) 2022-12-22
JP2022188977A5 true JP2022188977A5 (enExample) 2024-04-11
JP7661663B2 JP7661663B2 (ja) 2025-04-15

Family

ID=84363399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021097292A Active JP7661663B2 (ja) 2021-06-10 2021-06-10 半導体装置及び半導体装置の製造方法

Country Status (4)

Country Link
US (1) US12406953B2 (enExample)
JP (1) JP7661663B2 (enExample)
KR (1) KR20220167226A (enExample)
CN (1) CN115472589A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20250323136A1 (en) * 2024-04-12 2025-10-16 Qualcomm Incorporated Integrated circuit (ic) package including two substrates and vertical interconnects coupling the two substrates, the vertical interconnects comprising a metal ball and metal pin combination to address an increased distance between substrates

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3270813B2 (ja) * 1995-07-11 2002-04-02 株式会社ピーエフユー 半導体装置とその製造方法
US5926694A (en) * 1996-07-11 1999-07-20 Pfu Limited Semiconductor device and a manufacturing method thereof
JPH10270496A (ja) * 1997-03-27 1998-10-09 Hitachi Ltd 電子装置、情報処理装置、半導体装置並びに半導体チップの実装方法
US6610591B1 (en) * 2000-08-25 2003-08-26 Micron Technology, Inc. Methods of ball grid array
JPWO2007069606A1 (ja) * 2005-12-14 2009-05-21 新光電気工業株式会社 チップ内蔵基板の製造方法
US20080142968A1 (en) * 2006-12-15 2008-06-19 International Business Machines Corporation Structure for controlled collapse chip connection with a captured pad geometry
JP5525793B2 (ja) * 2009-10-19 2014-06-18 パナソニック株式会社 半導体装置
JP2011187635A (ja) * 2010-03-08 2011-09-22 Hitachi Metals Ltd 半導体装置およびその製造方法
JP5421863B2 (ja) 2010-06-28 2014-02-19 新光電気工業株式会社 半導体パッケージの製造方法
JP2012099642A (ja) * 2010-11-02 2012-05-24 Hitachi Metals Ltd 半導体装置、それを用いた電子部品およびそれらの製造方法
US20130043573A1 (en) * 2011-08-15 2013-02-21 Advanced Analogic Technologies (Hong Kong) Limited Solder Bump Bonding In Semiconductor Package Using Solder Balls Having High-Temperature Cores
JP6352644B2 (ja) * 2014-02-12 2018-07-04 新光電気工業株式会社 配線基板及び半導体パッケージの製造方法
US10157850B1 (en) * 2017-07-28 2018-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor packages and manufacturing method thereof

Similar Documents

Publication Publication Date Title
TWI480989B (zh) 半導體封裝件及其製法
CN108962840B (zh) 电子封装件及其制法
TWI420630B (zh) 半導體封裝結構與半導體封裝製程
CN102456648B (zh) 封装基板的制法
TWI451546B (zh) 堆疊式封裝結構、其封裝結構及封裝結構之製造方法
CN108461454B (zh) 封装堆叠构造及其制造方法
JP2018125349A5 (enExample)
TWI469310B (zh) 覆晶堆疊封裝結構及其封裝方法
US7638881B2 (en) Chip package
US10201090B2 (en) Fabrication method of circuit structure
JP2022188977A5 (enExample)
CN209880583U (zh) 半导体封装结构
TWI430376B (zh) The Method of Fabrication of Semiconductor Packaging Structure
KR101354750B1 (ko) 반도체 디바이스 및 그 제조 방법
CN108447829B (zh) 封装结构及其制法
CN112117243A (zh) 半导体封装结构及其制备方法
CN112185908B (zh) 半导体封装结构及其制备方法
TWI385740B (zh) 銲線接合結構、強化銲線接合之方法及半導體封裝構造的製造方法
CN101872754B (zh) 焊线接合结构、强化焊线接合的方法及半导体封装构造的制造方法
CN104701185B (zh) 封装基板、封装结构以及封装基板的制作方法
CN106158782B (zh) 电子封装件及其制法
JP5587464B2 (ja) 半導体装置の製造方法
TW200423349A (en) Chip package structure
TWI556380B (zh) 封裝基板及其製法暨半導體封裝件及其製法
KR101225104B1 (ko) 플립칩 접합 방법