JP2022017148A - パッケージ基板及びその製造方法 - Google Patents
パッケージ基板及びその製造方法 Download PDFInfo
- Publication number
- JP2022017148A JP2022017148A JP2020151964A JP2020151964A JP2022017148A JP 2022017148 A JP2022017148 A JP 2022017148A JP 2020151964 A JP2020151964 A JP 2020151964A JP 2020151964 A JP2020151964 A JP 2020151964A JP 2022017148 A JP2022017148 A JP 2022017148A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- package substrate
- electronic component
- manufacturing
- glass frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 52
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 28
- 239000011521 glass Substances 0.000 claims abstract description 54
- 229910052751 metal Inorganic materials 0.000 claims abstract description 54
- 239000002184 metal Substances 0.000 claims abstract description 54
- 229910000679 solder Inorganic materials 0.000 claims abstract description 15
- 238000000059 patterning Methods 0.000 claims abstract description 8
- 230000000149 penetrating effect Effects 0.000 claims abstract description 7
- 238000000206 photolithography Methods 0.000 claims abstract description 5
- 239000010410 layer Substances 0.000 claims description 99
- 238000000034 method Methods 0.000 claims description 29
- 239000000463 material Substances 0.000 claims description 23
- 239000011241 protective layer Substances 0.000 claims description 12
- 229920005989 resin Polymers 0.000 claims description 12
- 239000011347 resin Substances 0.000 claims description 12
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 8
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 6
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 239000010931 gold Substances 0.000 claims description 4
- MSNOMDLPLDYDME-UHFFFAOYSA-N gold nickel Chemical compound [Ni].[Au] MSNOMDLPLDYDME-UHFFFAOYSA-N 0.000 claims description 4
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- 229910052763 palladium Inorganic materials 0.000 claims description 4
- 229910052709 silver Inorganic materials 0.000 claims description 4
- 239000004332 silver Substances 0.000 claims description 4
- 229910052718 tin Inorganic materials 0.000 claims description 4
- 239000011135 tin Substances 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 abstract description 3
- 239000010949 copper Substances 0.000 description 12
- 238000012545 processing Methods 0.000 description 10
- 239000000047 product Substances 0.000 description 10
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 8
- 229910052802 copper Inorganic materials 0.000 description 8
- 239000010936 titanium Substances 0.000 description 7
- 238000002788 crimping Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- 230000008054 signal transmission Effects 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 238000005336 cracking Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000006467 substitution reaction Methods 0.000 description 2
- 229930040373 Paraformaldehyde Natural products 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 150000001252 acrylic acid derivatives Chemical class 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 230000008602 contraction Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 239000003365 glass fiber Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N phenol group Chemical group C1(=CC=CC=C1)O ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- -1 polyoxymethylene Polymers 0.000 description 1
- 229920006324 polyoxymethylene Polymers 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000013589 supplement Substances 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/15—Ceramic or glass substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
- H01L23/49894—Materials of the insulating layers or coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/20—Structure, shape, material or disposition of high density interconnect preforms
- H01L2224/21—Structure, shape, material or disposition of high density interconnect preforms of an individual HDI interconnect
- H01L2224/214—Connecting portions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/25—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of a plurality of high density interconnect connectors
- H01L2224/251—Disposition
- H01L2224/2518—Disposition being disposed on at least two different sides of the body, e.g. dual array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3512—Cracking
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Geometry (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Packaging For Recording Disks (AREA)
Abstract
Description
スルーホール及びチップ埋め込みキャビティが設けられるガラスフレームを提供するステップと、
前記チップ埋め込みキャビティの内部に電子部品を固定するステップと、
媒質層を前記ガラスフレームの上面、前記スルーホール及び前記チップ埋め込みキャビティに塗布して硬化させるステップと、
前記媒質層に対してフォトリソグラフィを行い、前記スルーホール及び前記電子部品の上方に設けられるウィンドウを形成するステップと、
前記ウィンドウを介して金属を堆積させ、前記金属をパターニングすることにより、前記スルーホールを貫通した金属柱と、前記ガラスフレームの上面及び下面に設けられ、前記電子部品及び前記金属柱に接続される配線層とを形成するステップと、
前記配線層の表面にソルダーレジスト層を形成し、前記ソルダーレジスト層をパターニングして、前記配線層に接続されるパッドを形成するステップと、を含むパッケージ基板の製造方法を提供する。
スルーホール及びチップ埋め込みキャビティが設けられるガラスフレームと、
前記チップ埋め込みキャビティの内部に設けられる電子部品と、
前記ガラスフレームの上面及び前記チップ埋め込みキャビティ内に充填される媒質層と、
前記スルーホールを貫通する金属柱と、
前記ガラスフレームの上面及び/又は下面に設けられ、前記電子部品及び前記金属柱に接続される配線層と、
前記配線層の表面に設けられ、パッドが設けられ、前記パッドが前記配線層に接続されるソルダーレジスト層と、を備えるパッケージ基板を提供する。
Claims (10)
- パッケージ基板の製造方法であって、
スルーホール及びチップ埋め込みキャビティが設けられるガラスフレームを提供するステップと、
前記チップ埋め込みキャビティの内部に電子部品を固定するステップと、
媒質層を前記ガラスフレームの上面、前記スルーホール及び前記チップ埋め込みキャビティに塗布して硬化させるステップと、
前記媒質層に対してフォトリソグラフィを行い、前記スルーホールに設けられるウィンドウを形成するステップと、
前記ウィンドウを介して金属を堆積させ、前記金属をパターニングすることにより、前記スルーホールを貫通した金属柱と、前記ガラスフレームの上面及び/又は下面に設けられ、前記電子部品及び前記金属柱に接続される配線層とを形成するステップと、
前記配線層の表面にソルダーレジスト層を形成し、前記ソルダーレジスト層をパターニングして、前記配線層に接続されるパッドを形成するステップと、を含む、ことを特徴とするパッケージ基板の製造方法。 - 前記ウィンドウは前記電子部品の上方に設けられる、ことを特徴とする請求項1に記載のパッケージ基板の製造方法。
- 前記スルーホールの側壁及び前記媒質層と前記電子部品の表面に貼着される金属シード層を堆積させるステップをさらに含む、ことを特徴とする請求項1に記載のパッケージ基板の製造方法。
- 前記パッドの表面に保護層を形成するステップをさらに含む、ことを特徴とする請求項1に記載のパッケージ基板の製造方法。
- 前記保護層材料はニッケル・パラジウム・金、ニッケル金、錫、銀、水溶性プリフラックスを含む、請求項4に記載のパッケージ基板の製造方法。
- 前記スルーホール及び前記チップ埋め込みキャビティの数は少なくとも1個であり、複数の前記チップ埋め込みキャビティの体積は同じ又は異なる、ことを特徴とする請求項1に記載のパッケージ基板の製造方法。
- 前記媒質層は流動性を有する感光性樹脂材料である、ことを特徴とする請求項1に記載のパッケージ基板の製造方法。
- パッケージ基板であって、
スルーホール及びチップ埋め込みキャビティが設けられるガラスフレームと、
前記チップ埋め込みキャビティの内部に設けられる電子部品と、
前記ガラスフレームの上面及び前記チップ埋め込みキャビティ内に充填される媒質層と、
前記スルーホールを貫通する金属柱と、
前記ガラスフレームの上面及び/又は下面に設けられ、前記電子部品及び前記金属柱に接続される配線層と、
前記配線層の表面に設けられ、パッドが設けられ、前記パッドが前記配線層に接続されるソルダーレジスト層と、を備える、ことを特徴とするパッケージ基板。 - 前記スルーホールの側壁及び前記媒質層と前記電子部品の表面に貼着される金属シード層をさらに備える、ことを特徴とする請求項8に記載のパッケージ基板。
- 前記パッドの上面に設けられる保護層をさらに備える、ことを特徴とする請求項8に記載のパッケージ基板。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010667146.7A CN111785645B (zh) | 2020-07-13 | 2020-07-13 | 封装基板及其制作方法 |
CN202010667146.7 | 2020-07-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2022017148A true JP2022017148A (ja) | 2022-01-25 |
JP7038169B2 JP7038169B2 (ja) | 2022-03-17 |
Family
ID=72768421
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2020151964A Active JP7038169B2 (ja) | 2020-07-13 | 2020-09-10 | パッケージ基板及びその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US11515258B2 (ja) |
JP (1) | JP7038169B2 (ja) |
CN (1) | CN111785645B (ja) |
TW (1) | TWI796595B (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112992839B (zh) * | 2021-02-05 | 2024-02-20 | 江西鼎华芯泰科技有限公司 | 一种用于芯片封装的引线框架及制备方法 |
CN113471347A (zh) * | 2021-05-14 | 2021-10-01 | 南通越亚半导体有限公司 | Led嵌埋封装基板及其制造方法 |
CN113451259B (zh) * | 2021-05-14 | 2023-04-25 | 珠海越亚半导体股份有限公司 | 一种多器件分次嵌埋封装基板及其制造方法 |
CN113658936A (zh) * | 2021-08-16 | 2021-11-16 | 浙江水晶光电科技股份有限公司 | 一种金属化玻璃及其制备方法 |
CN116666232B (zh) * | 2023-08-01 | 2024-02-23 | 广东佛智芯微电子技术研究有限公司 | 全玻璃堆叠封装结构及其制备方法 |
CN116666231A (zh) * | 2023-08-01 | 2023-08-29 | 广东佛智芯微电子技术研究有限公司 | 嵌入式芯片扇出型封装结构及其制备方法 |
CN116682741A (zh) * | 2023-08-01 | 2023-09-01 | 广东佛智芯微电子技术研究有限公司 | 嵌入式芯片扇出型封装结构及其制备方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050161833A1 (en) * | 2004-01-20 | 2005-07-28 | Shinko Electric Industries Co., Ltd. | Semiconductor device and method of manufacturing the same |
CN101789380A (zh) * | 2009-01-23 | 2010-07-28 | 日月光半导体制造股份有限公司 | 内埋芯片封装的结构及工艺 |
CN103367658A (zh) * | 2013-07-17 | 2013-10-23 | 深圳市华星光电技术有限公司 | 一种玻璃封装结构和封装方法 |
CN103904054A (zh) * | 2014-03-31 | 2014-07-02 | 华进半导体封装先导技术研发中心有限公司 | 基于玻璃基板的互连结构及方法 |
CN106997870A (zh) * | 2016-01-26 | 2017-08-01 | 珠海越亚封装基板技术股份有限公司 | 新型嵌入式封装 |
CN107919334A (zh) * | 2016-10-07 | 2018-04-17 | 南亚电路板股份有限公司 | 组件埋入式电路板结构及其制造方法 |
CN109727969A (zh) * | 2018-12-29 | 2019-05-07 | 华进半导体封装先导技术研发中心有限公司 | 一种基板埋入式功率器件封装结构及其制造方法 |
CN111293098A (zh) * | 2018-12-06 | 2020-06-16 | 欣兴电子股份有限公司 | 内埋式芯片封装及其制作方法与叠层封装结构 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI355060B (en) * | 2008-03-27 | 2011-12-21 | Package substrate having semiconductor component e | |
US8835217B2 (en) * | 2010-12-22 | 2014-09-16 | Intel Corporation | Device packaging with substrates having embedded lines and metal defined pads |
US9554469B2 (en) * | 2014-12-05 | 2017-01-24 | Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. | Method of fabricating a polymer frame with a rectangular array of cavities |
IT201900006736A1 (it) * | 2019-05-10 | 2020-11-10 | Applied Materials Inc | Procedimenti di fabbricazione di package |
-
2020
- 2020-07-13 CN CN202010667146.7A patent/CN111785645B/zh active Active
- 2020-09-10 JP JP2020151964A patent/JP7038169B2/ja active Active
- 2020-09-15 TW TW109131614A patent/TWI796595B/zh active
- 2020-09-21 US US17/026,793 patent/US11515258B2/en active Active
-
2022
- 2022-10-28 US US17/976,228 patent/US11769733B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050161833A1 (en) * | 2004-01-20 | 2005-07-28 | Shinko Electric Industries Co., Ltd. | Semiconductor device and method of manufacturing the same |
CN101789380A (zh) * | 2009-01-23 | 2010-07-28 | 日月光半导体制造股份有限公司 | 内埋芯片封装的结构及工艺 |
CN103367658A (zh) * | 2013-07-17 | 2013-10-23 | 深圳市华星光电技术有限公司 | 一种玻璃封装结构和封装方法 |
CN103904054A (zh) * | 2014-03-31 | 2014-07-02 | 华进半导体封装先导技术研发中心有限公司 | 基于玻璃基板的互连结构及方法 |
CN106997870A (zh) * | 2016-01-26 | 2017-08-01 | 珠海越亚封装基板技术股份有限公司 | 新型嵌入式封装 |
CN107919334A (zh) * | 2016-10-07 | 2018-04-17 | 南亚电路板股份有限公司 | 组件埋入式电路板结构及其制造方法 |
CN111293098A (zh) * | 2018-12-06 | 2020-06-16 | 欣兴电子股份有限公司 | 内埋式芯片封装及其制作方法与叠层封装结构 |
CN109727969A (zh) * | 2018-12-29 | 2019-05-07 | 华进半导体封装先导技术研发中心有限公司 | 一种基板埋入式功率器件封装结构及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
TWI796595B (zh) | 2023-03-21 |
US11515258B2 (en) | 2022-11-29 |
CN111785645B (zh) | 2021-12-03 |
JP7038169B2 (ja) | 2022-03-17 |
US11769733B2 (en) | 2023-09-26 |
TW202203331A (zh) | 2022-01-16 |
US20220013462A1 (en) | 2022-01-13 |
US20230051730A1 (en) | 2023-02-16 |
CN111785645A (zh) | 2020-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7038169B2 (ja) | パッケージ基板及びその製造方法 | |
JP3297879B2 (ja) | 連続して形成した集積回路パッケージ | |
US9338886B2 (en) | Substrate for mounting semiconductor, semiconductor device and method for manufacturing semiconductor device | |
JP2016096262A (ja) | 配線回路基板、半導体装置、配線回路基板の製造方法、半導体装置の製造方法 | |
JP2007535156A (ja) | 埋込み構成要素からの熱伝導 | |
JPH08241936A (ja) | ワイヤ・ボンド・タイプのチップ用の有機チップ・キャリア | |
JP2009194322A (ja) | 半導体装置の製造方法、半導体装置及び配線基板 | |
TW200921819A (en) | Method of producing multi-layer package substrate having a high thermal dissipation capacity | |
KR20140021910A (ko) | 코어기판 및 이를 이용한 인쇄회로기판 | |
JP2015510686A (ja) | 基板コア層に関する方法及び装置 | |
JP2022002287A (ja) | 放熱埋め込みパッケージング方法 | |
JP7333454B2 (ja) | モールド成形プロセスに基づくパッケージ基板及びその製造方法 | |
KR100827315B1 (ko) | 전자소자 내장 인쇄회로기판 제조방법 | |
US11570905B2 (en) | Method of manufacturing component carrier and component carrier | |
JP5599860B2 (ja) | 半導体パッケージ基板の製造方法 | |
CN112820713A (zh) | 一种金属框架封装基板及其制造方法 | |
CN110993508A (zh) | 封装结构及其制作方法、以及电子设备 | |
JP7058310B2 (ja) | 集積パッシブデバイスパッケージ構造及びその製造方法、基板 | |
TW201639089A (zh) | 晶片封裝結構的製作方法 | |
KR20120039163A (ko) | 인쇄회로기판 및 그 제조방법 | |
US8125074B2 (en) | Laminated substrate for an integrated circuit BGA package and printed circuit boards | |
CN112599493A (zh) | 一种两面嵌埋玻璃基板及其制造方法 | |
CN210167326U (zh) | 玻璃基板结构 | |
CN110858548A (zh) | 埋入式芯片及其制造方法 | |
KR100694668B1 (ko) | 도금 인입선 없는 패키지 기판 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200910 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20211109 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220131 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220208 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220307 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7038169 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |