JP2019519937A5 - - Google Patents

Download PDF

Info

Publication number
JP2019519937A5
JP2019519937A5 JP2018567698A JP2018567698A JP2019519937A5 JP 2019519937 A5 JP2019519937 A5 JP 2019519937A5 JP 2018567698 A JP2018567698 A JP 2018567698A JP 2018567698 A JP2018567698 A JP 2018567698A JP 2019519937 A5 JP2019519937 A5 JP 2019519937A5
Authority
JP
Japan
Prior art keywords
silicon nitride
nitride layer
nitrogen
chamber
rich silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018567698A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019519937A (ja
JP7121237B2 (ja
Filing date
Publication date
Priority claimed from US15/191,500 external-priority patent/US9741557B1/en
Application filed filed Critical
Publication of JP2019519937A publication Critical patent/JP2019519937A/ja
Publication of JP2019519937A5 publication Critical patent/JP2019519937A5/ja
Application granted granted Critical
Publication of JP7121237B2 publication Critical patent/JP7121237B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2018567698A 2016-06-23 2017-06-23 閾値シフトの低減のためのシリコン窒化プロセス Active JP7121237B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/191,500 US9741557B1 (en) 2016-06-23 2016-06-23 Silicon nitride process for reduction of threshold shift
US15/191,500 2016-06-23
PCT/US2017/039150 WO2017223541A1 (en) 2016-06-23 2017-06-23 Silicon nitride process for reduction of threshold shift

Publications (3)

Publication Number Publication Date
JP2019519937A JP2019519937A (ja) 2019-07-11
JP2019519937A5 true JP2019519937A5 (enExample) 2020-07-30
JP7121237B2 JP7121237B2 (ja) 2022-08-18

Family

ID=59581289

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018567698A Active JP7121237B2 (ja) 2016-06-23 2017-06-23 閾値シフトの低減のためのシリコン窒化プロセス

Country Status (4)

Country Link
US (1) US9741557B1 (enExample)
JP (1) JP7121237B2 (enExample)
CN (1) CN109219887B (enExample)
WO (1) WO2017223541A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016066641A (ja) * 2014-09-22 2016-04-28 株式会社東芝 半導体装置及び半導体装置の製造方法
US11037851B2 (en) * 2019-08-30 2021-06-15 Applied Materials, Inc. Nitrogen-rich silicon nitride films for thin film transistors
US11819847B2 (en) 2020-07-20 2023-11-21 Applied Materials, Inc. Nanofluidic device with silicon nitride membrane

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5972804A (en) * 1997-08-05 1999-10-26 Motorola, Inc. Process for forming a semiconductor device
US6709928B1 (en) * 2001-07-31 2004-03-23 Cypress Semiconductor Corporation Semiconductor device having silicon-rich layer and method of manufacturing such a device
JP2004111447A (ja) * 2002-09-13 2004-04-08 Handotai Rikougaku Kenkyu Center:Kk 半導体装置及びその製造方法
KR100560654B1 (ko) * 2004-01-08 2006-03-16 삼성전자주식회사 질화실리콘막을 형성을 위한 질소화합물 및 이를 이용한질화실리콘 막의 형성방법
JP5186776B2 (ja) * 2007-02-22 2013-04-24 富士通株式会社 半導体装置及びその製造方法
JP5345328B2 (ja) * 2008-02-22 2013-11-20 住友電工デバイス・イノベーション株式会社 半導体装置の製造方法
US8492852B2 (en) * 2010-06-02 2013-07-23 International Business Machines Corporation Interface structure for channel mobility improvement in high-k metal gate stack
CN102915952B (zh) * 2011-08-04 2014-11-05 中芯国际集成电路制造(上海)有限公司 一种半导体器件的制造方法
CN103632968B (zh) * 2012-08-21 2016-10-05 中芯国际集成电路制造(上海)有限公司 晶体管及其形成方法
US9614105B2 (en) * 2013-04-22 2017-04-04 Cypress Semiconductor Corporation Charge-trap NOR with silicon-rich nitride as a charge trap layer
JP6301640B2 (ja) * 2013-11-28 2018-03-28 ルネサスエレクトロニクス株式会社 半導体装置および半導体装置の製造方法

Similar Documents

Publication Publication Date Title
TWI390606B (zh) 控制磊晶層成長期間形態之方法
JP2009545884A5 (enExample)
JP2008515188A5 (enExample)
JP2017533589A5 (enExample)
JP2013513235A5 (enExample)
JP2014146786A5 (enExample)
JP2008547237A5 (enExample)
JP2013545275A5 (enExample)
JP2011146711A5 (enExample)
JP2009509338A5 (enExample)
JP2005537660A5 (enExample)
JP2019519937A5 (enExample)
WO2012044622A3 (en) Low-temperature dielectric film formation by chemical vapor deposition
WO2007149788A3 (en) Method to increase silicon nitride tensile stress using nitrogen plasma in-situ treatment and ex-situ uv cure
TW200729343A (en) Method for fabricating controlled stress silicon nitride films
JP2016121403A5 (enExample)
TWI551716B (zh) 形成鍺薄膜之方法
JP2017504186A5 (enExample)
JP2018515926A5 (enExample)
JP2014112681A5 (enExample)
JP2020502809A5 (enExample)
JP2008306027A5 (enExample)
JP2015164185A5 (enExample)
JP2008306025A5 (enExample)
CN103579006A (zh) 具有垂直栅极的半导体元件及其制造方法