JP2019186281A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2019186281A5 JP2019186281A5 JP2018071779A JP2018071779A JP2019186281A5 JP 2019186281 A5 JP2019186281 A5 JP 2019186281A5 JP 2018071779 A JP2018071779 A JP 2018071779A JP 2018071779 A JP2018071779 A JP 2018071779A JP 2019186281 A5 JP2019186281 A5 JP 2019186281A5
- Authority
- JP
- Japan
- Prior art keywords
- high frequency
- connection portion
- connection
- underfill
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims description 22
- 239000000758 substrate Substances 0.000 claims description 8
- 230000002093 peripheral effect Effects 0.000 claims 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018071779A JP7010116B2 (ja) | 2018-04-03 | 2018-04-03 | 半導体装置 |
| PCT/JP2019/011947 WO2019193986A1 (ja) | 2018-04-03 | 2019-03-21 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018071779A JP7010116B2 (ja) | 2018-04-03 | 2018-04-03 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019186281A JP2019186281A (ja) | 2019-10-24 |
| JP2019186281A5 true JP2019186281A5 (enExample) | 2020-12-24 |
| JP7010116B2 JP7010116B2 (ja) | 2022-01-26 |
Family
ID=68100712
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018071779A Active JP7010116B2 (ja) | 2018-04-03 | 2018-04-03 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP7010116B2 (enExample) |
| WO (1) | WO2019193986A1 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7248849B1 (ja) | 2022-08-03 | 2023-03-29 | 株式会社フジクラ | 半導体パッケージおよび高周波モジュール |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3207222B2 (ja) * | 1991-08-29 | 2001-09-10 | 株式会社東芝 | 電子部品装置 |
| JPH06204293A (ja) * | 1992-12-28 | 1994-07-22 | Rohm Co Ltd | 半導体装置 |
| JP2000269384A (ja) * | 1999-03-12 | 2000-09-29 | Nec Corp | マイクロ波・ミリ波回路装置及びその製造方法 |
| US7298235B2 (en) * | 2004-01-13 | 2007-11-20 | Raytheon Company | Circuit board assembly and method of attaching a chip to a circuit board with a fillet bond not covering RF traces |
| JP2006344672A (ja) * | 2005-06-07 | 2006-12-21 | Fujitsu Ltd | 半導体チップとそれを用いた半導体装置 |
| JP2006287962A (ja) * | 2006-05-19 | 2006-10-19 | Mitsubishi Electric Corp | 高周波送受信モジュール |
| JP6183811B2 (ja) * | 2014-06-30 | 2017-08-23 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | 接合構造体および無線通信装置 |
| JP6566846B2 (ja) * | 2015-11-20 | 2019-08-28 | 新日本無線株式会社 | 中空パッケージ及びその製造方法 |
-
2018
- 2018-04-03 JP JP2018071779A patent/JP7010116B2/ja active Active
-
2019
- 2019-03-21 WO PCT/JP2019/011947 patent/WO2019193986A1/ja not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI708292B (zh) | 半導體封裝結構 | |
| JP5876093B2 (ja) | 埋込インターコネクトブリッジパッケージの直接外部相互接続 | |
| JP2017516428A5 (enExample) | ||
| SG10201805011QA (en) | Image Sensing Apparatus And Manufacturing Method Thereof | |
| JP2019522449A5 (enExample) | ||
| EP4439664A3 (en) | Semiconductor package with electromagnetic interference shielding structures | |
| CN105431938B (zh) | 改善散热特性的半导体装置 | |
| JP2013544444A5 (enExample) | ||
| TWI652788B (zh) | 晶片封裝結構及晶片封裝結構陣列 | |
| JP2014526149A5 (enExample) | ||
| WO2012061091A3 (en) | Encapsulated die, microelectronic package containing same, and method of manufacturing said microelectronic package | |
| JP2016012707A5 (enExample) | ||
| TWI695457B (zh) | 具有探針後可組態度之半導體裝置 | |
| TWI654727B (zh) | 晶片封裝方法 | |
| WO2017180444A3 (en) | Microelectronic packages having stacked die and wire bond interconnects | |
| JP2017503360A (ja) | オポッサム・ダイ型パッケージ・オン・パッケージ装置 | |
| JP2019114672A5 (enExample) | ||
| US8791768B2 (en) | Capacitive coupler packaging structure | |
| CN107851635B (zh) | 用于配电的导电密封环 | |
| JP2019186281A5 (enExample) | ||
| JP2010287866A5 (enExample) | ||
| JP2018186137A5 (enExample) | ||
| JP2015146382A5 (enExample) | ||
| US9391110B2 (en) | Wafer on wafer stack method of forming and method of using the same | |
| JP2010021456A (ja) | 高周波モジュール |