JP2018506897A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2018506897A5 JP2018506897A5 JP2017536590A JP2017536590A JP2018506897A5 JP 2018506897 A5 JP2018506897 A5 JP 2018506897A5 JP 2017536590 A JP2017536590 A JP 2017536590A JP 2017536590 A JP2017536590 A JP 2017536590A JP 2018506897 A5 JP2018506897 A5 JP 2018506897A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- transmission line
- chip
- length
- pcb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/595,175 | 2015-01-12 | ||
| US14/595,175 US9980366B2 (en) | 2015-01-12 | 2015-01-12 | High speed signal routing topology for better signal quality |
| PCT/US2016/012912 WO2016115056A2 (en) | 2015-01-12 | 2016-01-11 | A novel high speed signal routing topology for better signal quality |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2018506897A JP2018506897A (ja) | 2018-03-08 |
| JP2018506897A5 true JP2018506897A5 (enExample) | 2018-07-19 |
Family
ID=55361943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017536590A Ceased JP2018506897A (ja) | 2015-01-12 | 2016-01-11 | より良い信号品質に関する新規な高速信号ルーティングトポロジ |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US9980366B2 (enExample) |
| EP (1) | EP3245853B1 (enExample) |
| JP (1) | JP2018506897A (enExample) |
| KR (1) | KR20170105493A (enExample) |
| CN (1) | CN107112040B (enExample) |
| WO (1) | WO2016115056A2 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9980366B2 (en) | 2015-01-12 | 2018-05-22 | Qualcomm Incorporated | High speed signal routing topology for better signal quality |
| US10718851B2 (en) * | 2016-02-02 | 2020-07-21 | Qualcomm Incorporated | Displacement and rotation measurement for unmanned aerial vehicles |
| KR102640968B1 (ko) | 2018-05-29 | 2024-02-27 | 삼성전자주식회사 | 인쇄 회로 기판, 스토리지 장치, 및 인쇄 회로 기판을 포함하는 스토리지 장치 |
| KR20220066445A (ko) | 2020-11-16 | 2022-05-24 | 삼성전자주식회사 | 모듈 보드 및 이를 포함하는 메모리 모듈 |
| CN113316319B (zh) * | 2021-05-08 | 2022-11-11 | 珠海全志科技股份有限公司 | 智能设备、可读存储介质、印刷电路板及其使用方法 |
| KR20230000483A (ko) | 2021-06-24 | 2023-01-03 | 삼성전자주식회사 | 전자 장치, 및 인쇄 회로 기판을 포함하는 전자 장치 |
| KR20230009732A (ko) | 2021-07-09 | 2023-01-17 | 삼성전자주식회사 | 균형 배선 구조를 갖는 반도체 패키지 |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2631169B1 (fr) | 1988-05-04 | 1990-07-13 | Cit Alcatel | Dispositif de distribution de signaux numeriques a tres hauts debits |
| JP3957237B2 (ja) | 1998-01-19 | 2007-08-15 | 富士通株式会社 | 集積回路装置モジュール |
| JP2001084070A (ja) * | 1999-09-10 | 2001-03-30 | Toshiba Corp | プリント配線基板及び電子機器のプリント配線基板 |
| US6545875B1 (en) * | 2000-05-10 | 2003-04-08 | Rambus, Inc. | Multiple channel modules and bus systems using same |
| US6573757B1 (en) | 2000-09-11 | 2003-06-03 | Cypress Semiconductor Corp. | Signal line matching technique for ICS/PCBS |
| JP3808335B2 (ja) | 2001-07-26 | 2006-08-09 | エルピーダメモリ株式会社 | メモリモジュール |
| JP3886425B2 (ja) * | 2002-07-29 | 2007-02-28 | エルピーダメモリ株式会社 | メモリモジュール及びメモリシステム |
| JP4094370B2 (ja) | 2002-07-31 | 2008-06-04 | エルピーダメモリ株式会社 | メモリモジュール及びメモリシステム |
| JP2004254155A (ja) * | 2003-02-21 | 2004-09-09 | Kanji Otsuka | 信号伝送装置および配線構造 |
| US6947304B1 (en) | 2003-05-12 | 2005-09-20 | Pericon Semiconductor Corp. | DDR memory modules with input buffers driving split traces with trace-impedance matching at trace junctions |
| US7245145B2 (en) | 2003-06-11 | 2007-07-17 | Micron Technology, Inc. | Memory module and method having improved signal routing topology |
| US7535321B1 (en) | 2006-01-17 | 2009-05-19 | Xilinx, Inc. | Method and apparatus for a printed circuit board (PCB) embedded filter |
| KR100689967B1 (ko) | 2006-02-03 | 2007-03-08 | 삼성전자주식회사 | 개선된 멀티 모듈 메모리 버스 구조를 가진 메모리 시스템 |
| JP5696301B2 (ja) | 2007-09-28 | 2015-04-08 | ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． | アドレス線配線構造及びこれを有するプリント配線基板 |
| DE102008045707A1 (de) | 2008-09-04 | 2010-03-11 | Micronas Gmbh | Leiterplatine mit Terminierung einer T-förmigen Signalleitung |
| WO2010031418A1 (en) * | 2008-09-19 | 2010-03-25 | Verigy (Singapore) Pte. Ltd. | Signal distribution structure and method for distributing a signal |
| US8213206B2 (en) * | 2010-01-15 | 2012-07-03 | Mediatek Inc. | Electronic apparatus |
| CN103812497B (zh) * | 2012-11-06 | 2017-02-15 | 珠海全志科技股份有限公司 | 驱动器及低抖动串行信号的输出方法 |
| CN103093064A (zh) * | 2013-02-19 | 2013-05-08 | 浪潮电子信息产业股份有限公司 | 一种pcb高速信号线轨迹控制方法 |
| US9253875B2 (en) * | 2013-05-15 | 2016-02-02 | Intel IP Corporation | Isolating differential transmission lines |
| US9980366B2 (en) | 2015-01-12 | 2018-05-22 | Qualcomm Incorporated | High speed signal routing topology for better signal quality |
-
2015
- 2015-01-12 US US14/595,175 patent/US9980366B2/en active Active
-
2016
- 2016-01-11 CN CN201680005415.5A patent/CN107112040B/zh active Active
- 2016-01-11 WO PCT/US2016/012912 patent/WO2016115056A2/en not_active Ceased
- 2016-01-11 EP EP16704956.8A patent/EP3245853B1/en active Active
- 2016-01-11 JP JP2017536590A patent/JP2018506897A/ja not_active Ceased
- 2016-01-11 KR KR1020177017078A patent/KR20170105493A/ko not_active Abandoned
-
2018
- 2018-03-29 US US15/940,863 patent/US10039183B1/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2018506897A5 (enExample) | ||
| KR100943861B1 (ko) | 임피던스 매칭된 양방향 멀티 드롭 버스 시스템, 그를이용한 메모리 시스템 및 메모리 모듈 | |
| WO2016115056A3 (en) | A novel high speed signal routing topology for better signal quality | |
| WO2015195329A3 (en) | Dynamically adjustable multi-line bus shared by multi-protocol devices | |
| TW200615964A (en) | Semiconductor memory device with on-die termination circuit | |
| WO2008030641A3 (en) | Integrated circuit with graduated on-die termination | |
| US12223209B2 (en) | High capacity, high performance memory system | |
| JP2014155155A5 (ja) | プリント回路板、プリント配線板および電子機器 | |
| WO2009085417A3 (en) | Multi-band, multi-drop chip to chip signaling | |
| WO2007050429A3 (en) | Array interconnect for improved directivity | |
| KR100901394B1 (ko) | 데이터 전송 장치 및 방법 | |
| US20150364163A1 (en) | Integrated circuits and semiconductor systems including the same | |
| US7843281B2 (en) | Circuit topology for multiple loads | |
| US8604351B2 (en) | Printed circuit board with circuit topology | |
| CN105262475A (zh) | 带有预加重均衡的摆幅可调整的sst型数据发送器 | |
| US20080309354A1 (en) | Method and apparatus for testing characteristic impedance of transmission lines | |
| KR100448717B1 (ko) | 메모리 시스템 | |
| JP2008210380A5 (enExample) | ||
| TW200737712A (en) | Common input/output terminal control circuit | |
| CN205005038U (zh) | 带有预加重均衡的摆幅可调整的sst型数据发送器 | |
| JP2003036128A5 (enExample) | ||
| TWI762685B (zh) | 印刷電路板 | |
| WO2018108469A3 (de) | Ultraschallsensoranordnung umfassend eine mehrzahl von ultraschallsensorvorrichtungen mit einer zumindest bereichsweise flexiblen leiterplatte sowie kraftfahrzeug | |
| US20100161874A1 (en) | Multiple slot memory system | |
| TW201311076A (zh) | 多負載拓撲硬體架構 |