JP2018129670A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2018129670A5 JP2018129670A5 JP2017021307A JP2017021307A JP2018129670A5 JP 2018129670 A5 JP2018129670 A5 JP 2018129670A5 JP 2017021307 A JP2017021307 A JP 2017021307A JP 2017021307 A JP2017021307 A JP 2017021307A JP 2018129670 A5 JP2018129670 A5 JP 2018129670A5
- Authority
- JP
- Japan
- Prior art keywords
- band
- signal
- control signal
- frequency
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000007423 decrease Effects 0.000 claims description 11
- 230000003247 decreasing effect Effects 0.000 claims description 3
- 238000012544 monitoring process Methods 0.000 claims description 3
- 230000005540 biological transmission Effects 0.000 claims 4
- 230000010355 oscillation Effects 0.000 description 1
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017021307A JP6828484B2 (ja) | 2017-02-08 | 2017-02-08 | レーダ用pll回路 |
| CN201780085709.8A CN110249532B (zh) | 2017-02-08 | 2017-11-17 | 雷达用pll电路 |
| PCT/JP2017/041494 WO2018146896A1 (ja) | 2017-02-08 | 2017-11-17 | レーダ用pll回路 |
| US16/504,801 US10536154B2 (en) | 2017-02-08 | 2019-07-08 | PLL circuit for radar |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2017021307A JP6828484B2 (ja) | 2017-02-08 | 2017-02-08 | レーダ用pll回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2018129670A JP2018129670A (ja) | 2018-08-16 |
| JP2018129670A5 true JP2018129670A5 (https=) | 2019-01-24 |
| JP6828484B2 JP6828484B2 (ja) | 2021-02-10 |
Family
ID=63107513
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017021307A Active JP6828484B2 (ja) | 2017-02-08 | 2017-02-08 | レーダ用pll回路 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US10536154B2 (https=) |
| JP (1) | JP6828484B2 (https=) |
| CN (1) | CN110249532B (https=) |
| WO (1) | WO2018146896A1 (https=) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9853365B2 (en) * | 2015-05-05 | 2017-12-26 | Texas Instruments Incorporated | Dynamic programming of chirps in a frequency modulated continuous wave (FMCW) radar system |
| DE102017113730A1 (de) * | 2017-06-21 | 2018-12-27 | Infineon Technologies Ag | Radar-frontend mit hf-oszillator-überwachung |
| US12265148B2 (en) * | 2019-03-25 | 2025-04-01 | Mitsubishi Electric Corporation | Radar device |
| US11223364B2 (en) * | 2019-11-07 | 2022-01-11 | Infineon Technologies Ag | Phase-locked loop circuitry and method to prevent fractional N spurious outputs in radar phase-locked loop |
| US11454715B2 (en) * | 2019-12-06 | 2022-09-27 | Infineon Technologies Ag | Radar signal modulator with bandwidth compensation and frequency offset sequence |
| US11031943B1 (en) * | 2020-03-06 | 2021-06-08 | Apple Inc. | Linear frequency ramp generator using multi-point injection |
| WO2021210489A1 (ja) * | 2020-04-17 | 2021-10-21 | 株式会社村田製作所 | レーダ装置、車両、及び到来波数推定方法 |
| WO2021210465A1 (ja) * | 2020-04-17 | 2021-10-21 | 株式会社村田製作所 | レーダ装置、車両、距離測定方法 |
| DE102020210079B3 (de) | 2020-08-10 | 2021-08-19 | Conti Temic Microelectronic Gmbh | Radarverfahren sowie Radarsystem mit hoher Entfernungsauflösung bei geringem Signalprozessierungsaufwand |
| US11031945B1 (en) * | 2020-09-11 | 2021-06-08 | Apple Inc. | Time-to-digital converter circuit linearity test mechanism |
| JP2022090856A (ja) * | 2020-12-08 | 2022-06-20 | ソニーセミコンダクタソリューションズ株式会社 | 測距装置、および測距方法、並びにプログラム |
| US11789137B2 (en) * | 2020-12-30 | 2023-10-17 | Texas Instruments Incorporated | FMCW chirp bandwidth control |
| CN118591739A (zh) * | 2022-01-30 | 2024-09-03 | 华为技术有限公司 | 一种探测装置、终端设备及信号处理方法 |
| WO2025117459A1 (en) * | 2023-12-01 | 2025-06-05 | Arete Associates | Noise suppression and orthogonal waveform generation using phase division in a fmcw mimo radar system |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3852939B2 (ja) | 2003-08-22 | 2006-12-06 | 松下電器産業株式会社 | 広帯域変調pllおよびその変調度調整方法 |
| JP4260034B2 (ja) * | 2004-01-30 | 2009-04-30 | 三洋電機株式会社 | クロック生成方法及びクロック生成装置 |
| JP2005311945A (ja) * | 2004-04-26 | 2005-11-04 | Matsushita Electric Ind Co Ltd | Pll回路、無線通信装置及び発振周波数制御方法 |
| JP2006279392A (ja) | 2005-03-29 | 2006-10-12 | Renesas Technology Corp | 通信用半導体集積回路 |
| US7209008B2 (en) * | 2005-04-25 | 2007-04-24 | Fortemedia Inc. | Multiple output phase-locked loop (PLL) using a single voltage controlled oscillator (VCO) |
| US8487707B2 (en) * | 2006-08-08 | 2013-07-16 | Mstar Semiconductor, Inc. | Frequency synthesizer |
| US7898344B2 (en) * | 2006-09-12 | 2011-03-01 | Fujitsu Limited | Phase-locked oscillator and multi-radar system using same |
| JP2008271220A (ja) * | 2007-04-20 | 2008-11-06 | Toshiba Corp | 集積回路装置 |
| US7856212B2 (en) * | 2007-08-07 | 2010-12-21 | Intel Corporation | Millimeter-wave phase-locked loop with injection-locked frequency divider using quarter-wavelength transmission line and method of calibration |
| KR101316890B1 (ko) * | 2007-11-08 | 2013-10-11 | 삼성전자주식회사 | 주파수 합성기의 주파수 보정장치 및 그 방법 |
| US7750696B2 (en) * | 2008-03-20 | 2010-07-06 | Integrated Device Technology, Inc. | Phase-locked loop |
| US8044724B2 (en) * | 2008-09-22 | 2011-10-25 | Mosys, Inc. | Low jitter large frequency tuning LC PLL for multi-speed clocking applications |
| JP4958948B2 (ja) | 2009-06-23 | 2012-06-20 | パナソニック株式会社 | Pll周波数シンセサイザ |
| TW201138291A (en) * | 2010-04-21 | 2011-11-01 | Realtek Semiconductor Corp | Analog voltage control oscillator and control method thereof |
| WO2012120795A1 (ja) * | 2011-03-07 | 2012-09-13 | パナソニック株式会社 | Pll回路、キャリブレーション方法及び無線通信端末 |
| WO2013140755A1 (ja) * | 2012-03-21 | 2013-09-26 | パナソニック株式会社 | Pll回路、キャリブレーション方法及び無線通信装置 |
| US9720074B2 (en) * | 2014-02-05 | 2017-08-01 | Nxp Usa, Inc. | Circuitry for and method of generating a frequency modulated radar transmitter signal, a radar transceiver circuit and a radar system |
| US9374099B2 (en) * | 2014-03-25 | 2016-06-21 | Mediatek Inc. | Oscillating signal generator, phase-lock loop circuit using the oscillating signal generator and control method of the oscillating signal generator |
| US9548746B2 (en) * | 2014-12-22 | 2017-01-17 | Intel IP Corporation | Coarse tuning selection for phase locked loops |
| EP3121619A1 (en) | 2015-07-22 | 2017-01-25 | Nxp B.V. | A radar system |
| CN105871765A (zh) * | 2016-06-22 | 2016-08-17 | 南京索拉亚科技有限公司 | 一种基于fft辅助s-pll的无线通信载波跟踪方法 |
-
2017
- 2017-02-08 JP JP2017021307A patent/JP6828484B2/ja active Active
- 2017-11-17 WO PCT/JP2017/041494 patent/WO2018146896A1/ja not_active Ceased
- 2017-11-17 CN CN201780085709.8A patent/CN110249532B/zh active Active
-
2019
- 2019-07-08 US US16/504,801 patent/US10536154B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2018129670A5 (https=) | ||
| JP2012528526A (ja) | 多相発振器を有する位相ロックループ | |
| JP2003283332A5 (https=) | ||
| US10535385B2 (en) | Semiconductor integrated circuit and semiconductor device | |
| US9385731B2 (en) | Phase-locked loop (PLL) | |
| RU2006141241A (ru) | Система автоматической подстройки частоты по задержке | |
| US9425779B2 (en) | Delay circuit | |
| US9240794B2 (en) | Apparatus and methods for phase-locked loop startup operation | |
| US8581654B2 (en) | Method of compensating clock skew, clock skew compensating circuit for realizing the method, and input/output system including the clock skew compensating circuit | |
| US10374619B2 (en) | Oscillator circuit | |
| KR20100009067A (ko) | 지연고정루프 기반의 주파수 체배 시스템 및 그 체배 방법 | |
| KR101697309B1 (ko) | 광대역 하모닉 락 발생을 방지하는 지연 고정 루프 회로 그 지연 고정 방법 | |
| US20170163409A1 (en) | Phase synchronization circuit and phase synchronization method | |
| JP6350120B2 (ja) | Pll回路、pll回路の制御方法、及び電子機器 | |
| JP2017112458A (ja) | スペクトラム拡散クロック発生回路及びスペクトラム拡散クロック発生方法 | |
| KR101628160B1 (ko) | 지연 고정 루프 회로 기반의 위상 생성기 및 위상 생성 방법 | |
| JP2013102253A (ja) | Pll回路 | |
| JP2015015540A5 (https=) | ||
| JP7113788B2 (ja) | 位相同期回路 | |
| US8421530B2 (en) | Filter circuit, integrated circuit including the same, and signal filtering method | |
| JP6274638B2 (ja) | 周波数調整回路および周波数調整方法 | |
| JP2011004248A (ja) | 半導体集積回路 | |
| JP2020120213A (ja) | 位相同期回路 | |
| CN110011662B (zh) | 振荡器装置以及用于同步振荡器的方法 | |
| KR20060099318A (ko) | 락킹시간 단축기능을 가지는 디지털 피엘엘 및 그의락킹시간 단축 방법. |