|
JPS5811750B2
(ja)
*
|
1979-06-04 |
1983-03-04 |
株式会社日立製作所 |
高耐圧抵抗素子
|
|
JPS607147A
(ja)
*
|
1983-06-24 |
1985-01-14 |
Mitsubishi Electric Corp |
半導体装置
|
|
US4685203A
(en)
*
|
1983-09-13 |
1987-08-11 |
Mitsubishi Denki Kabushiki Kaisha |
Hybrid integrated circuit substrate and method of manufacturing the same
|
|
JPH02163960A
(ja)
*
|
1988-12-16 |
1990-06-25 |
Toshiba Corp |
半導体装置
|
|
JPH0750710B2
(ja)
*
|
1990-06-06 |
1995-05-31 |
富士ゼロックス株式会社 |
多層配線構造
|
|
FR2702595B1
(fr)
*
|
1993-03-11 |
1996-05-24 |
Toshiba Kk |
Structure de câblage multicouche.
|
|
US5764488A
(en)
*
|
1996-06-11 |
1998-06-09 |
Ast Research, Inc. |
Printed circuit board having a dual pattern footprint for receiving one of two component packages
|
|
US5805428A
(en)
*
|
1996-12-20 |
1998-09-08 |
Compaq Computer Corporation |
Transistor/resistor printed circuit board layout
|
|
EP0909117B1
(en)
*
|
1997-10-08 |
2006-01-04 |
Delphi Technologies, Inc. |
Method of making thick film circuits
|
|
JP3070678B2
(ja)
*
|
1998-03-24 |
2000-07-31 |
日本電気株式会社 |
図形レイアウト変更システム及び図形レイアウト変更方法
|
|
JP4228418B2
(ja)
*
|
1998-07-30 |
2009-02-25 |
沖電気工業株式会社 |
半導体装置
|
|
US6691297B1
(en)
*
|
1999-03-04 |
2004-02-10 |
Matsushita Electric Industrial Co., Ltd. |
Method for planning layout for LSI pattern, method for forming LSI pattern and method for generating mask data for LSI
|
|
US6238824B1
(en)
*
|
1999-08-31 |
2001-05-29 |
Micron Technology, Inc. |
Method for designing and making photolithographic reticle, reticle, and photolithographic process
|
|
TW438198U
(en)
*
|
1999-10-14 |
2001-05-28 |
Via Tech Inc |
Wiring structure of a printed circuit board
|
|
US6574711B2
(en)
*
|
1999-12-27 |
2003-06-03 |
Matsushita Electric Industrial Co., Ltd. |
Semiconductor integrated circuit
|
|
US6792590B1
(en)
*
|
2000-09-29 |
2004-09-14 |
Numerical Technologies, Inc. |
Dissection of edges with projection points in a fabrication layout for correcting proximity effects
|
|
DE10059498A1
(de)
*
|
2000-11-30 |
2002-06-13 |
Infineon Technologies Ag |
Substrat mit einer halbleitenden Schicht, elektronisches Bauelement mit diesem Substrat, elektronische Schaltung mit mindestens einem solchen elektronischen Bauelement, druckbare Zusammensetzung sowie Verfahren zur Herstellung eines Substrats
|
|
US6858928B1
(en)
*
|
2000-12-07 |
2005-02-22 |
Cadence Design Systems, Inc. |
Multi-directional wiring on a single metal layer
|
|
US6664639B2
(en)
*
|
2000-12-22 |
2003-12-16 |
Matrix Semiconductor, Inc. |
Contact and via structure and method of fabrication
|
|
US6492736B1
(en)
*
|
2001-03-14 |
2002-12-10 |
Lsi Logic Corporation |
Power mesh bridge
|
|
JP2002312414A
(ja)
*
|
2001-04-13 |
2002-10-25 |
Toshiba Corp |
半導体集積回路装置のレイアウト設計システム、配線設計方法、配線設計プログラム及び半導体集積回路装置の製造方法
|
|
TW522764B
(en)
*
|
2001-08-28 |
2003-03-01 |
Via Tech Inc |
Power layout structure on host bridge chip substrate and motherboard
|
|
US6825509B1
(en)
*
|
2001-11-26 |
2004-11-30 |
Corrent Corporation |
Power distribution system, method, and layout for an electronic device
|
|
US7739624B2
(en)
*
|
2002-07-29 |
2010-06-15 |
Synopsys, Inc. |
Methods and apparatuses to generate a shielding mesh for integrated circuit devices
|
|
GB0225202D0
(en)
*
|
2002-10-30 |
2002-12-11 |
Hewlett Packard Co |
Electronic components
|
|
US6874133B2
(en)
|
2002-12-04 |
2005-03-29 |
Cadence Design Systems, Inc. |
Integrated circuit design layout compaction method
|
|
JP2004335887A
(ja)
*
|
2003-05-09 |
2004-11-25 |
Canon Inc |
プリント配線基板及び該基板を用いた装置
|
|
US7124390B2
(en)
|
2003-07-25 |
2006-10-17 |
Mentor Graphics Corporation |
Generating a split power plane of a multi-layer printed circuit board
|
|
TW591985B
(en)
*
|
2003-10-15 |
2004-06-11 |
Benq Corp |
PCB having a circuit layout for preventing the PCB from bending when heated
|
|
JP2007536581A
(ja)
*
|
2004-05-07 |
2007-12-13 |
メンター・グラフィクス・コーポレーション |
プロセス変動バンドを用いた集積回路レイアウト設計法
|
|
US7161823B2
(en)
*
|
2004-06-03 |
2007-01-09 |
Samsung Electronics Co., Ltd. |
Semiconductor memory device and method of arranging signal and power lines thereof
|
|
TWI259043B
(en)
*
|
2004-11-19 |
2006-07-21 |
Realtek Semiconductor Corp |
Structure of circuit layout and method thereof
|
|
WO2006076606A2
(en)
*
|
2005-01-14 |
2006-07-20 |
Cabot Corporation |
Optimized multi-layer printing of electronics and displays
|
|
JP2006253498A
(ja)
*
|
2005-03-11 |
2006-09-21 |
Matsushita Electric Ind Co Ltd |
半導体集積回路装置
|
|
US7446352B2
(en)
*
|
2006-03-09 |
2008-11-04 |
Tela Innovations, Inc. |
Dynamic array architecture
|
|
JP5050413B2
(ja)
*
|
2006-06-09 |
2012-10-17 |
富士通株式会社 |
設計支援プログラム、該プログラムを記録した記録媒体、設計支援方法、および設計支援装置
|
|
US7624500B2
(en)
*
|
2006-08-16 |
2009-12-01 |
Lexmark International, Inc. |
Printing of multi-layer circuits
|
|
US7615706B2
(en)
*
|
2006-08-21 |
2009-11-10 |
Tpo Displays Corp. |
Layout of a printed circuit board
|
|
US20080072204A1
(en)
*
|
2006-09-19 |
2008-03-20 |
Inventec Corporation |
Layout design of multilayer printed circuit board
|
|
US7493436B2
(en)
*
|
2006-10-26 |
2009-02-17 |
International Business Machines Corporation |
Interrupt handling using simultaneous multi-threading
|
|
US7892872B2
(en)
*
|
2007-01-03 |
2011-02-22 |
Nanogram Corporation |
Silicon/germanium oxide particle inks, inkjet printing and processes for doping semiconductor substrates
|
|
JP5521270B2
(ja)
*
|
2007-02-21 |
2014-06-11 |
凸版印刷株式会社 |
薄膜トランジスタアレイ、薄膜トランジスタアレイの製造方法、および薄膜トランジスタアレイを用いたアクティブマトリクス型ディスプレイ
|
|
US7979983B2
(en)
|
2007-04-04 |
2011-07-19 |
Cisco Technology, Inc. |
Connection an integrated circuit on a surface layer of a printed circuit board
|
|
TWI363210B
(en)
*
|
2007-04-04 |
2012-05-01 |
Au Optronics Corp |
Layout structure for chip coupling
|
|
TWI370464B
(en)
*
|
2007-04-19 |
2012-08-11 |
Ind Tech Res Inst |
Resistance layout structure and manufacture method thereof
|
|
US8453094B2
(en)
*
|
2008-01-31 |
2013-05-28 |
Tela Innovations, Inc. |
Enforcement of semiconductor structure regularity for localized transistors and interconnect
|