JP2011254012A - 半導体装置およびこれを用いた半導体リレー - Google Patents
半導体装置およびこれを用いた半導体リレー Download PDFInfo
- Publication number
- JP2011254012A JP2011254012A JP2010128094A JP2010128094A JP2011254012A JP 2011254012 A JP2011254012 A JP 2011254012A JP 2010128094 A JP2010128094 A JP 2010128094A JP 2010128094 A JP2010128094 A JP 2010128094A JP 2011254012 A JP2011254012 A JP 2011254012A
- Authority
- JP
- Japan
- Prior art keywords
- region
- conductivity type
- semiconductor device
- source
- sic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims description 52
- 229910010271 silicon carbide Inorganic materials 0.000 claims abstract description 51
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims abstract description 50
- 239000000758 substrate Substances 0.000 claims abstract description 24
- 230000004044 response Effects 0.000 claims description 4
- 230000015556 catabolic process Effects 0.000 abstract description 19
- 239000010410 layer Substances 0.000 description 20
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 229910052710 silicon Inorganic materials 0.000 description 10
- 239000010703 silicon Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 7
- 230000003287 optical effect Effects 0.000 description 7
- 230000001681 protective effect Effects 0.000 description 6
- 239000012535 impurity Substances 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000004913 activation Effects 0.000 description 2
- 238000000137 annealing Methods 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- -1 SiC compound Chemical class 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 244000145845 chattering Species 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
- H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
- H03K17/6874—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor in a symmetrical configuration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/3701—Shape
- H01L2224/37011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12036—PN diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12043—Photo diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/78—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used using opto-electronic devices, i.e. light-emitting and photoelectric devices electrically- or optically-coupled
- H03K17/785—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used using opto-electronic devices, i.e. light-emitting and photoelectric devices electrically- or optically-coupled controlling field-effect transistor switches
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
- H03K2217/0009—AC switches, i.e. delivering AC power to a load
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Electronic Switches (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
【解決手段】第1導電型のSiC(シリコンカーバイド)基板1表面に形成したエピタキシャル成長層2内に、少なくとも一つのトランジスタセルを備え、このトランジスタセルは、エピタキシャル成長層2内に形成された第2導電型のウェル領域3と、このウェル領域3内に形成された第1導電型の領域からなるソース領域4と、ゲート絶縁膜6を介して形成されたゲート電極7と、前記ソース領域4にコンタクトするように形成されたソース電極5と、SiC基板1の第2の面側に形成されたドレイン電極9とを具備しており、このトランジスタセルのうちの最外セルの外側に、隣接してこのウェル領域を囲み、ゲート電極7およびソース電極5のいずれに対しても絶縁されたp型耐圧保持領域3pを具備している。
【選択図】図2
Description
半導体リレーは、オン抵抗が小さく、微小アナログ信号を制御することができ、小型であることから、種々の用途に用いられている。
このようなMOSFETとしては、SiC基板内に設けられた活性領域内に複数のトランジスタセルを配置した電力用トランジスタが主流となっている。ところが大電力での使用にあたり、トランジスタセルの周囲における電界集中に起因するブレークダウンのため、高耐圧化が困難であった。
この半導体装置においては、図9に示すように、SiC基板101上に、電界効果トランジスタとして機能する活性領域111が形成されている。そしてこの活性領域111の周縁部には、ソース電極108と同電位に固定された内側リング116が形成されている。また、この内側リング116から所定の間隔をあけて、電気的に浮遊状態のフローティングリング112が形成されている。さらにSiC半導体基板101の周縁部には、ドレイン領域となる当該基板101と同電位に固定された外側リング113が設けられている。この特許文献1の半導体装置では、活性領域111すなわちFETを構成する領域の最外周に内側リング116が設けられており、この内側リング116はコンタクト領域117を介してソース電極108に接続されている。そして内側リング116をソース領域104と同電位に固定し、外側リング113をドレインと同電位に固定することで、活性領域111の周囲領域における電界分布を均一化および安定化をはかるものである。
また、外側リング113のほかに、内側リング116と、フローティングリング112とを形成する必要があり、素子面積の増大を招いていた。
本発明は、前記実情に鑑みてなされたもので、高電圧印加時のリーク電流を低減することを目的とする。
また本発明の半導体装置においては、この第2導電型領域は、リング領域を構成するのが望ましい。
また本発明の半導体装置においては、このSiC基板は、第1導電型の高濃度領域表面に、より低濃度の第1導電型のエピタキシャル成長層とを形成してなり、第2導電型領域とトランジスタセルとの間隔が、ウェル領域下のエピタキシャル成長層の厚みよりも小さくなるように構成するのが望ましい。
また本発明の半導体装置においては、第2導電型領域とトランジスタセルとの間隔が、隣接するトランジスタセル同士の間隔よりも小さく形成されるように構成するのが望ましい。
また本発明の半導体リレーは、入力信号により発光する発光素子と、その光を受けて発電するフォトダイオードアレイと、フォトダイオードアレイと並列に接続された充放電回路と、ゲート及びソースがフォトダイオードアレイの両端に接続された出力FETとで構成され、この出力FETとして、上記SiCFETを備えている。
(実施の形態1)
図1に実施の形態1の半導体リレーの等価回路図、図2にこの半導体リレーを構成する出力素子のトランジスタのセル配置を示す図であり、図2(a)はこのトランジスタチップの上面説明図、図2(b)は要部拡大断面説明図である。本実施の形態1の半導体リレーは、その出力素子30を構成するトランジスタとして化合物半導体装置であるSiCMOSFET31a、31bを用いたもので、チップ上に多数のトランジスタセルを形成して構成されている。これらのトランジスタセルのうちの最外セルを構成するp型のウェル領域3sの外側に隣接して、p型のウェル領域3と3sを囲み、ゲート電極7およびソース電極5のいずれに対しても絶縁された第2導電型領域としてのp型耐圧保持領域3pを具備したことを特徴とするものである。このp型耐圧保持領域3pは図2(a)に示すようにトランジスタセルを囲むようにリング状に形成されている。
他については、通例のトランジスタセルと同様に形成されており、所望の濃度のn型SiC基板1の表面にエピタキシャル成長によって形成されたn型エピタキシャル成長層2と、このn型エピタキシャル成長層2内に形成されたp型のウェル領域3を形成してなるものである。そしてp型耐圧保持領域3pとp型のウェル領域3とは同一工程で形成され、深さも同一である。
また、トランジスタセルを構成するp型のウェル領域3のうち最外層のp型のウェル領域3sの外側に同一深さのp型耐圧保持領域3pを形成するだけでよいため、マスクパターンの変更のみでなんら付加工程も不要である。
そして、p型耐圧保持領域3pと最外層のp型のウェル領域3sとの間隔dが、これらp型のウェル領域3下のエピタキシャル成長層の厚みtepiよりも小さい(d<tepi)ため、空乏層が高濃度のn型SiC基板1に到達する前に空乏層で覆うことができる。従って、空乏層が高濃度の基板に到達することによる耐圧値にできるだけ耐圧を近づけることができる。またp型耐圧保持領域3pと最外層のp型のウェル領域3sとの間隔dが、隣接するトランジスタセル同士の間隔dTrよりも小さい(d<dTr)ため、トランジスタセルからの距離が離れることに起因する耐圧低下を抑制することができる。
まず、n+型のSiCウェハ(基板1)表面に、エピタキシャル成長により所望濃度のエピタキシャル成長層2を形成する。そして、マスクパターンRを介してp型の不純物イオンを用いてイオン注入を行い、不活性雰囲気中で1600℃程度の活性化アニール工程を経てp型耐圧保持領域3pおよびトランジスタセルのp型のウェル領域3、3sを形成する(図3(a))。
次いで、このマスクパターンRを除去し、再度マスクパターンを形成し、このマスクパターンを介してn型の不純物イオンを用いてイオン注入を行い、不活性雰囲気中で1600℃程度の活性化アニール工程を経てソース領域4となるn型領域を形成する。そしてこののち熱酸化等によりゲート絶縁膜6としての酸化シリコン膜等を形成した後、CVD法によりポリシリコン層を形成し、フォトリソグラフィにより形成したマスクパターンを用いてパターニングを行い、ゲート電極7を形成する(図3(b))。
そしてこの上層にCVD法により酸化シリコン膜8を形成し、さらにマスクパターンを用いてパターニングを行いコンタクト窓を形成する(図3(c))。
こののち、スパッタリング法などにより表面及び裏面にアルミニウム、ニッケル、銀などの金属層を形成し、ソース電極5およびドレイン電極9を形成する(図3(d))。
そして最後に、保護膜Pとしてポリイミド膜等を形成し、図2に示したSiCMOSFETが形成される。
図4に出力素子の素子構成を示すように、出力素子30(30a、30b)として、SiCMOSFET31aおよび31bのドレインDに、それぞれバイパス用のシリコン(Si)ダイオード40aおよび40bのカソードKを接続するとともに、SiCMOSFETのソースSにシリコンダイオード40aおよび40bのアノードAを接続したものを逆直列となるように配線Lを介して外部接続により接続している。図4(a)は実施の形態1のシリコンダイオードを外部接続した出力素子の接続例を示す説明図、図4(b)は図4(a)の等価回路図、ここではSiCMOSFET31aおよびシリコンダイオード40bの1ユニットのみを図示したが、同様のユニットが図1に示したように2つ配設されている。なおここで出力素子30aおよび30bを構成するSiCMOSFET31aおよび31bにはそれぞれ内蔵のSiCボディダイオード32aおよび32bが並列接続されている。
発光素子10は、第1及び第2の入力端子T1、T2から入力信号が入力されることによって発光し、光信号を生成する。フォトダイオードアレイ21は、発光素子10の光信号を受光してその両端で起電力を発生し、電圧を出力する。
1)保護素子として外部接続のシリコンダイオードを用いるため、簡単な構成で信頼性の高い半導体装置製造が容易で光結合を用いているため、入出力間が電気的に完全に分離できる。
2)負荷側のスイッチとして電力用のSiCMOSFETを用いているので、チャタリングや機械的ノイズが発生しない。ON状態で直線性が高いため、アナログ信号の制御が可能である。
3)出力回路がFETを逆直列接続したものであるため、交流・直流の両用に適用可能である。
本実施の形態2の半導体装置として、保護素子40(図1参照)を構成するバイパス用の半導体素子を付加することなく、図8に示すように、SiCMOSFET30a、30bのみで構成してもよいことはいうまでもない。バイパス用の半導体素子を接続することなく形成した点を除くと、実施の形態1で説明した半導体装置と同様であるため、ここでは説明を省略する。
2 エピタキシャル成長層
3、3s p型のウェル領域
3p p型耐圧保持領域
4 ソース領域
5 ソース電極
6 ゲート絶縁膜
7 ゲート電極
8 層間絶縁膜
9 ドレイン電極
T1、T2 入力端子
T3、T4 出力端子
10 発光素子
20 光電変換装置
21 フォトダイオードアレイ
22 充放電回路
30、30a、30b 出力素子
31、31a、31b SiCMOSFET
32、32a、32b SiCボディダイオード(内蔵)
40、40a、40b Siダイオード(保護素子)
Claims (5)
- 第1導電型のSiC(シリコンカーバイド)基板内に、少なくともひとつのトランジスタセルを備えた半導体装置であって、
前記トランジスタセルは、前記SiC基板の第1の面に形成された第2導電型のウェル領域と、前記ウェル領域内に形成された第1導電型領域からなるソース領域と、前記ゲート絶縁膜を介して形成されたゲート電極と、前記ソース領域にコンタクトするように形成されたソース電極層と、前記SiC基板の第2の面側に形成されたドレイン電極とを具備しており、
前記トランジスタセルのうちの最外セルの外側に、隣接して前記ウェル領域を囲み、前記ゲート電極および前記ソース電極のいずれに対しても絶縁された第2導電型領域を具備した半導体装置。 - 請求項1に記載の半導体装置であって、
前記2導電型領域は、リング領域を構成する半導体装置。 - 請求項1または2に記載の半導体装置であって、
前記SiC基板は、第1導電型の高濃度領域表面に、より低濃度の第1導電型のエピタキシャル成長層とを形成してなり、
前記2導電型領域と前記トランジスタセルとの間隔が、
前記ウェル領域下のエピタキシャル成長層の厚みよりも小さい半導体装置。 - 請求項1または2に記載の半導体装置であって、
前記2導電型領域と前記トランジスタセルとの間隔が、隣接する前記トランジスタセル同士の間隔よりも小さく形成された半導体装置。 - 入力信号により発光する発光素子と、その光を受けて発電するフォトダイオードアレイと、
前記フォトダイオードアレイと並列に接続された充放電回路と、
前記ゲート及びソースがフォトダイオードアレイの両端に接続された出力FETとして
請求項1乃至4のいずれか1項に記載のシリコンカーバイドFETを備えた半導体リレー。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010128094A JP5861081B2 (ja) | 2010-06-03 | 2010-06-03 | 半導体装置およびこれを用いた半導体リレー |
CN201180022055.7A CN102884626B (zh) | 2010-06-03 | 2011-02-23 | 半导体装置和使用该半导体装置的半导体继电器 |
US13/642,153 US8933394B2 (en) | 2010-06-03 | 2011-02-23 | Semiconductor device having at least a transistor cell with a second conductive type region surrounding a wall region and being insulated from both gate electrode and source electrode and solid state relay using same |
PCT/IB2011/000350 WO2011151681A2 (ja) | 2010-06-03 | 2011-02-23 | 半導体装置およびこれを用いた半導体リレー |
DE112011101874.6T DE112011101874T9 (de) | 2010-06-03 | 2011-02-23 | Halbleiteranordnung und Festkörperrelais, das diese verwendet |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010128094A JP5861081B2 (ja) | 2010-06-03 | 2010-06-03 | 半導体装置およびこれを用いた半導体リレー |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2011254012A true JP2011254012A (ja) | 2011-12-15 |
JP5861081B2 JP5861081B2 (ja) | 2016-02-16 |
Family
ID=45067139
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010128094A Expired - Fee Related JP5861081B2 (ja) | 2010-06-03 | 2010-06-03 | 半導体装置およびこれを用いた半導体リレー |
Country Status (5)
Country | Link |
---|---|
US (1) | US8933394B2 (ja) |
JP (1) | JP5861081B2 (ja) |
CN (1) | CN102884626B (ja) |
DE (1) | DE112011101874T9 (ja) |
WO (1) | WO2011151681A2 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011254013A (ja) * | 2010-06-03 | 2011-12-15 | Panasonic Electric Works Co Ltd | 半導体装置およびこれを用いた半導体リレー |
WO2014142331A1 (ja) * | 2013-03-14 | 2014-09-18 | 富士電機株式会社 | 半導体装置 |
US11355627B2 (en) | 2017-12-19 | 2022-06-07 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and power converter |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014005879B4 (de) * | 2014-04-16 | 2021-12-16 | Infineon Technologies Ag | Vertikale Halbleitervorrichtung |
JP2019152772A (ja) * | 2018-03-05 | 2019-09-12 | 株式会社Joled | 半導体装置および表示装置 |
US10326797B1 (en) * | 2018-10-03 | 2019-06-18 | Clover Network, Inc | Provisioning a secure connection using a pre-shared key |
DE102020201996A1 (de) | 2020-02-18 | 2021-08-19 | Robert Bosch Gesellschaft mit beschränkter Haftung | Leistungs-Feldeffekttransistor |
CN113257916B (zh) * | 2021-03-29 | 2023-04-14 | 重庆中科渝芯电子有限公司 | 一种集成整流器的平面场效应晶体管及其制造方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002033479A (ja) * | 2000-07-17 | 2002-01-31 | Yokogawa Electric Corp | 半導体リレー |
JP2003282888A (ja) * | 2002-03-22 | 2003-10-03 | Mitsubishi Electric Corp | 半導体装置およびその製法 |
JP2005166851A (ja) * | 2003-12-02 | 2005-06-23 | Nec Kansai Ltd | 光結合型半導体リレー装置 |
JP2010016103A (ja) * | 2008-07-02 | 2010-01-21 | Panasonic Corp | 半導体装置 |
JP2011254013A (ja) * | 2010-06-03 | 2011-12-15 | Panasonic Electric Works Co Ltd | 半導体装置およびこれを用いた半導体リレー |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5138177A (en) | 1991-03-26 | 1992-08-11 | At&T Bell Laboratories | Solid-state relay |
JP3206727B2 (ja) | 1997-02-20 | 2001-09-10 | 富士電機株式会社 | 炭化けい素縦型mosfetおよびその製造方法 |
JP4813757B2 (ja) * | 2003-02-14 | 2011-11-09 | オンセミコンダクター・トレーディング・リミテッド | 半導体装置 |
KR100587669B1 (ko) * | 2003-10-29 | 2006-06-08 | 삼성전자주식회사 | 반도체 장치에서의 저항 소자 형성방법. |
JP4585772B2 (ja) | 2004-02-06 | 2010-11-24 | 関西電力株式会社 | 高耐圧ワイドギャップ半導体装置及び電力装置 |
JP4972293B2 (ja) | 2005-06-09 | 2012-07-11 | ローム株式会社 | 半導体装置およびその製造方法 |
JP2007081174A (ja) | 2005-09-15 | 2007-03-29 | Matsushita Electric Ind Co Ltd | 高耐圧縦型mosトランジスタ及び高耐圧縦型mosトランジスタを用いたスイッチング電源装置 |
US20070221953A1 (en) | 2006-03-24 | 2007-09-27 | Kozo Sakamoto | Semiconductor device |
JP2007288172A (ja) | 2006-03-24 | 2007-11-01 | Hitachi Ltd | 半導体装置 |
JP5072991B2 (ja) | 2010-03-10 | 2012-11-14 | 株式会社東芝 | 半導体装置 |
-
2010
- 2010-06-03 JP JP2010128094A patent/JP5861081B2/ja not_active Expired - Fee Related
-
2011
- 2011-02-23 CN CN201180022055.7A patent/CN102884626B/zh not_active Expired - Fee Related
- 2011-02-23 DE DE112011101874.6T patent/DE112011101874T9/de not_active Ceased
- 2011-02-23 US US13/642,153 patent/US8933394B2/en not_active Expired - Fee Related
- 2011-02-23 WO PCT/IB2011/000350 patent/WO2011151681A2/ja active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002033479A (ja) * | 2000-07-17 | 2002-01-31 | Yokogawa Electric Corp | 半導体リレー |
JP2003282888A (ja) * | 2002-03-22 | 2003-10-03 | Mitsubishi Electric Corp | 半導体装置およびその製法 |
JP2005166851A (ja) * | 2003-12-02 | 2005-06-23 | Nec Kansai Ltd | 光結合型半導体リレー装置 |
JP2010016103A (ja) * | 2008-07-02 | 2010-01-21 | Panasonic Corp | 半導体装置 |
JP2011254013A (ja) * | 2010-06-03 | 2011-12-15 | Panasonic Electric Works Co Ltd | 半導体装置およびこれを用いた半導体リレー |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011254013A (ja) * | 2010-06-03 | 2011-12-15 | Panasonic Electric Works Co Ltd | 半導体装置およびこれを用いた半導体リレー |
WO2014142331A1 (ja) * | 2013-03-14 | 2014-09-18 | 富士電機株式会社 | 半導体装置 |
US9406666B2 (en) | 2013-03-14 | 2016-08-02 | Fuji Electric Co., Ltd. | Semiconductor device |
JPWO2014142331A1 (ja) * | 2013-03-14 | 2017-02-16 | 富士電機株式会社 | 半導体装置 |
US11355627B2 (en) | 2017-12-19 | 2022-06-07 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and power converter |
Also Published As
Publication number | Publication date |
---|---|
US8933394B2 (en) | 2015-01-13 |
DE112011101874T9 (de) | 2014-08-14 |
DE112011101874T5 (de) | 2013-03-21 |
CN102884626A (zh) | 2013-01-16 |
CN102884626B (zh) | 2016-08-24 |
JP5861081B2 (ja) | 2016-02-16 |
WO2011151681A3 (ja) | 2012-04-19 |
WO2011151681A2 (ja) | 2011-12-08 |
US20130033300A1 (en) | 2013-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5861081B2 (ja) | 半導体装置およびこれを用いた半導体リレー | |
US8049223B2 (en) | Semiconductor device with large blocking voltage | |
JP5756911B2 (ja) | 半導体装置およびこれを用いた半導体リレー | |
WO2012105611A1 (ja) | 半導体パワーデバイスおよびその製造方法 | |
US8227831B2 (en) | Semiconductor device having a junction FET and a MISFET for control | |
US10199371B2 (en) | Semiconductor device and semiconductor module | |
KR101596235B1 (ko) | 와이드 갭 반도체장치 | |
JP2009065026A (ja) | 電気回路のスイッチング装置 | |
JP2017069551A (ja) | 半導体素子 | |
JP2007288172A (ja) | 半導体装置 | |
JP6413467B2 (ja) | 半導体装置 | |
JP6712650B2 (ja) | 半導体装置およびその製造方法並びにセンサ | |
JP4201804B2 (ja) | 半導体装置 | |
US8482060B2 (en) | Semiconductor device | |
JP5637093B2 (ja) | 炭化珪素半導体装置 | |
JP2006093684A (ja) | 半導体装置及びそれを用いた光半導体リレー装置 | |
US20100084684A1 (en) | Insulated gate bipolar transistor | |
CN112997294B (zh) | 半导体装置 | |
US8779519B1 (en) | Semiconductor device having two-way conduction characteristics, and electrostatic discharge protection circuit incorporating the same | |
JPWO2017051529A1 (ja) | 半導体装置 | |
US10475785B2 (en) | Semiconductor device | |
JP4869489B2 (ja) | 半導体デバイス | |
JP2005223026A (ja) | 半導体装置 | |
JP2013093649A (ja) | 半導体リレー装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20120116 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130409 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20140415 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140611 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20141007 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20150119 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20150120 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150302 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20150320 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150512 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150526 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20150721 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20150813 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5861081 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
LAPS | Cancellation because of no payment of annual fees |