JP2011223589A - Adコンバータのクロック位相を調整可能なシステム - Google Patents
Adコンバータのクロック位相を調整可能なシステム Download PDFInfo
- Publication number
- JP2011223589A JP2011223589A JP2011097513A JP2011097513A JP2011223589A JP 2011223589 A JP2011223589 A JP 2011223589A JP 2011097513 A JP2011097513 A JP 2011097513A JP 2011097513 A JP2011097513 A JP 2011097513A JP 2011223589 A JP2011223589 A JP 2011223589A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- analog
- phase
- digital converter
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0818—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of clock feed-through
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Abstract
【解決手段】クロック位相シフタ85を備え、干渉雑音に対して最適なサンプリング時間間隔でコンバータが動作できるように制御される。この位相シフタは、複数のサンプリングクロック位相を生成するための装置と、最適なクロック位相を選択するために複数の位相入力に接続されるマルチプレクサ82とを備え、最適なクロック位相を1つ選択しアナログ/デジタルコンバータを動作させる。
【選択図】図8
Description
40、50 シフトレジスタ
42、52 マルチプレクサ
80 アナログ/デジタルコンバータ
81 フリップフロップ
82 マルチプレクサ
83 フリップフロップ
84 インバータ
85 クロック位相シフタ
Claims (1)
- デジタル回路において、アナログ/デジタルコンバータ(ADC)と、複数のクロック信号に応答する処理回路とを備え、さらに、前記アナログ/デジタルコンバータを動作させるADCクロック信号を駆動する装置であって、
クロック信号の信号源と、
前記信号源に結合され、前記複数のクロック信号の少なくとも1つの位相に対して、前記信号源からの前記クロック信号の位相を調整して前記ADCクロック信号を生成する位相制御回路と、
前記ADCクロック信号を接続して前記アナログ/デジタルコンバータを動作させる手段と、
を備える、前記装置。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/327088 | 1999-06-04 | ||
US09/327,088 US6310570B1 (en) | 1999-06-04 | 1999-06-04 | System with adjustable ADC clock phase |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000168139A Division JP2001053609A (ja) | 1999-06-04 | 2000-06-05 | Adコンバータのクロック位相を調整可能なシステム |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2011223589A true JP2011223589A (ja) | 2011-11-04 |
Family
ID=23275112
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000168139A Pending JP2001053609A (ja) | 1999-06-04 | 2000-06-05 | Adコンバータのクロック位相を調整可能なシステム |
JP2011097513A Pending JP2011223589A (ja) | 1999-06-04 | 2011-04-25 | Adコンバータのクロック位相を調整可能なシステム |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000168139A Pending JP2001053609A (ja) | 1999-06-04 | 2000-06-05 | Adコンバータのクロック位相を調整可能なシステム |
Country Status (10)
Country | Link |
---|---|
US (1) | US6310570B1 (ja) |
EP (2) | EP1058387B1 (ja) |
JP (2) | JP2001053609A (ja) |
KR (1) | KR101054855B1 (ja) |
CN (2) | CN100361394C (ja) |
BR (1) | BR0002574A (ja) |
DE (2) | DE60035456T2 (ja) |
HK (1) | HK1070756A1 (ja) |
MX (1) | MXPA00005503A (ja) |
MY (1) | MY123664A (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013201487A (ja) * | 2012-03-23 | 2013-10-03 | Asahi Kasei Electronics Co Ltd | D/a変換器、ジッタ周波数制御回路 |
JP2013207559A (ja) * | 2012-03-28 | 2013-10-07 | Asahi Kasei Electronics Co Ltd | サンプリング回路、a/d変換器、d/a変換器、codec |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6420989B1 (en) * | 2001-01-22 | 2002-07-16 | Credence Systems Corporation | Programmable non-uniform clock signal generator |
US7805628B2 (en) * | 2001-04-02 | 2010-09-28 | Credence Systems Corporation | High resolution clock signal generator |
WO2002084937A1 (fr) * | 2001-04-09 | 2002-10-24 | Matsushita Electric Industrial Co., Ltd. | Appareil de detection de synchronisation |
US7224759B2 (en) * | 2002-07-11 | 2007-05-29 | Honeywell International Inc. | Methods and apparatus for delay free phase shifting in correcting PLL phase offset |
CN102013932B (zh) * | 2002-08-14 | 2013-07-17 | 绿洲硅体系公司 | 用锁相环、采样速率转换在网络上收发数据的通信系统 |
JP2004260669A (ja) * | 2003-02-27 | 2004-09-16 | Leader Electronics Corp | シリアル・デジタル信号に内在するタイミング基準ビット列に同期するワード・クロック発生器 |
KR100538226B1 (ko) * | 2003-07-18 | 2005-12-21 | 삼성전자주식회사 | 복수의 아날로그 입력 신호를 고속으로 처리하는아날로그/디지털 변환 장치 및 이를 이용한 디스플레이 장치 |
US7209061B2 (en) * | 2005-03-30 | 2007-04-24 | Silicon Laboratories, Inc. | Method and system for sampling a signal |
US20090072895A1 (en) * | 2005-06-14 | 2009-03-19 | Nxp B.V. | Signal processing with interference compensation |
US8331512B2 (en) | 2006-04-04 | 2012-12-11 | Rambus Inc. | Phase control block for managing multiple clock domains in systems with frequency offsets |
KR100835682B1 (ko) * | 2006-07-18 | 2008-06-09 | 고려대학교 산학협력단 | 노이즈에 따라 샘플링 주기를 제어하는 아날로그 디지털변환 장치, 이를 이용한 오디오 기록 장치 및 심박 조율장치 |
US7612595B2 (en) * | 2006-09-19 | 2009-11-03 | Melexis Tessenderlo Nv | Sequence independent non-overlapping digital signal generator with programmable delay |
US7928884B2 (en) * | 2007-01-11 | 2011-04-19 | Siflare, Inc. | Analog-to-digital converter with a balanced output |
US7940202B1 (en) * | 2008-07-31 | 2011-05-10 | Cypress Semiconductor Corporation | Clocking analog components operating in a digital system |
EP2226963B1 (en) * | 2009-03-04 | 2013-05-08 | Sony Corporation | Receiving apparatus and method with non-oversampling analog to digital conversion |
JP5221446B2 (ja) | 2009-05-19 | 2013-06-26 | 株式会社東芝 | 干渉除去装置および通信装置 |
US8279100B2 (en) * | 2010-09-30 | 2012-10-02 | Lockheed Martin Corporation | Complex analog to digital converter (CADC) system on chip double rate architecture |
CN101977057B (zh) * | 2010-11-04 | 2013-05-22 | 青岛海信移动通信技术股份有限公司 | 一种模数转换电路 |
DE102012208281A1 (de) * | 2012-05-16 | 2013-11-21 | Robert Bosch Gmbh | Verfahren zur Entstörung eines Abtastprozesses sowie eine Vorrichtung zur Durchführung des Verfahrens |
US9000809B2 (en) * | 2012-05-30 | 2015-04-07 | Infineon Technologies Austria Ag | Method and device for sampling an input signal |
CN104158542B (zh) * | 2014-08-25 | 2017-04-05 | 东南大学 | 一种基于欠采样技术锁相环长周期抖动片上测量电路 |
US9496887B1 (en) * | 2015-05-12 | 2016-11-15 | Microchip Technology Incorporated | Analog to digital converter with internal timer |
US9312875B1 (en) * | 2015-06-26 | 2016-04-12 | Intel IP Corporation | Signal processing apparatus and method for processing a signal |
CN108345554B (zh) * | 2017-01-22 | 2020-08-21 | 联发科技股份有限公司 | 决定出取样时脉信号的取样相位的方法及相关的电子装置 |
EP3591433B1 (en) * | 2018-07-02 | 2023-06-14 | NXP USA, Inc. | Communication unit, integrated circuits and method for clock and data synchronization |
CN113237501B (zh) * | 2021-04-19 | 2022-06-17 | 上海季丰电子股份有限公司 | 一种高精度的多通道信号校准方法及装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02137015A (ja) * | 1988-11-18 | 1990-05-25 | Nec Corp | A/d変換器 |
JPH0375976A (ja) * | 1989-08-18 | 1991-03-29 | Fujitsu Ltd | 半導体集積回路装置 |
JPH08292936A (ja) * | 1994-10-19 | 1996-11-05 | Advanced Micro Devicds Inc | マルチプレクサ、集積プロセッサ、および信号マルチプレクサ |
JPH1049248A (ja) * | 1996-07-29 | 1998-02-20 | Sharp Corp | マイクロコンピュータ |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4633226A (en) * | 1984-12-17 | 1986-12-30 | Black Jr William C | Multiple channel analog-to-digital converters |
US4791488A (en) * | 1987-08-12 | 1988-12-13 | Rca Licensing Corporation | Line-locked clock signal generation system |
SE463584B (sv) * | 1989-04-20 | 1990-12-10 | Ericsson Telefon Ab L M | Saett och anordning foer noggrann digital maetning av tids- eller faslaeget i ett signalpulstaag |
US5022056A (en) * | 1989-10-23 | 1991-06-04 | National Semiconductor Corporation | Method and structure for digital phase synchronization |
US5319679A (en) * | 1992-12-09 | 1994-06-07 | Datum Systems | Method and apparatus for recovering data from a radio signal |
US5533072A (en) * | 1993-11-12 | 1996-07-02 | International Business Machines Corporation | Digital phase alignment and integrated multichannel transceiver employing same |
KR100322690B1 (ko) * | 1994-06-30 | 2002-06-20 | 윤종용 | 디지탈타이밍복원회로 |
JP3622270B2 (ja) * | 1995-06-16 | 2005-02-23 | セイコーエプソン株式会社 | 映像信号処理装置、情報処理システム及び映像信号処理方法 |
JPH10228733A (ja) * | 1997-02-17 | 1998-08-25 | Matsushita Electric Ind Co Ltd | データ復号装置 |
-
1999
- 1999-06-04 US US09/327,088 patent/US6310570B1/en not_active Expired - Lifetime
-
2000
- 2000-05-30 EP EP00401516A patent/EP1058387B1/en not_active Expired - Lifetime
- 2000-05-30 EP EP06121705A patent/EP1758252B1/en not_active Expired - Lifetime
- 2000-05-30 DE DE60035456T patent/DE60035456T2/de not_active Expired - Lifetime
- 2000-05-30 DE DE60044271T patent/DE60044271D1/de not_active Expired - Lifetime
- 2000-06-02 BR BR0002574-7A patent/BR0002574A/pt not_active Application Discontinuation
- 2000-06-02 MY MYPI20002485 patent/MY123664A/en unknown
- 2000-06-02 KR KR1020000030299A patent/KR101054855B1/ko active IP Right Grant
- 2000-06-02 MX MXPA00005503A patent/MXPA00005503A/es active IP Right Grant
- 2000-06-04 CN CNB2004100686690A patent/CN100361394C/zh not_active Expired - Lifetime
- 2000-06-04 CN CNB001217038A patent/CN1187900C/zh not_active Expired - Lifetime
- 2000-06-05 JP JP2000168139A patent/JP2001053609A/ja active Pending
-
2005
- 2005-04-21 HK HK05103432A patent/HK1070756A1/xx not_active IP Right Cessation
-
2011
- 2011-04-25 JP JP2011097513A patent/JP2011223589A/ja active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02137015A (ja) * | 1988-11-18 | 1990-05-25 | Nec Corp | A/d変換器 |
JPH0375976A (ja) * | 1989-08-18 | 1991-03-29 | Fujitsu Ltd | 半導体集積回路装置 |
JPH08292936A (ja) * | 1994-10-19 | 1996-11-05 | Advanced Micro Devicds Inc | マルチプレクサ、集積プロセッサ、および信号マルチプレクサ |
JPH1049248A (ja) * | 1996-07-29 | 1998-02-20 | Sharp Corp | マイクロコンピュータ |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013201487A (ja) * | 2012-03-23 | 2013-10-03 | Asahi Kasei Electronics Co Ltd | D/a変換器、ジッタ周波数制御回路 |
JP2013207559A (ja) * | 2012-03-28 | 2013-10-07 | Asahi Kasei Electronics Co Ltd | サンプリング回路、a/d変換器、d/a変換器、codec |
Also Published As
Publication number | Publication date |
---|---|
KR20010007195A (ko) | 2001-01-26 |
EP1758252B1 (en) | 2010-04-21 |
DE60035456T2 (de) | 2008-03-13 |
EP1058387A2 (en) | 2000-12-06 |
US6310570B1 (en) | 2001-10-30 |
EP1058387A3 (en) | 2003-10-29 |
CN1187900C (zh) | 2005-02-02 |
BR0002574A (pt) | 2001-01-02 |
JP2001053609A (ja) | 2001-02-23 |
CN100361394C (zh) | 2008-01-09 |
KR101054855B1 (ko) | 2011-08-05 |
EP1058387B1 (en) | 2007-07-11 |
CN1578153A (zh) | 2005-02-09 |
MXPA00005503A (es) | 2004-06-07 |
DE60044271D1 (de) | 2010-06-02 |
MY123664A (en) | 2006-05-31 |
HK1070756A1 (en) | 2005-06-24 |
EP1758252A1 (en) | 2007-02-28 |
DE60035456D1 (de) | 2007-08-23 |
CN1277492A (zh) | 2000-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2011223589A (ja) | Adコンバータのクロック位相を調整可能なシステム | |
JPH06350440A (ja) | 半導体集積回路 | |
US6647081B2 (en) | Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes | |
KR20010049781A (ko) | 다수의 클록 도메인을 구비한 시스템을 위한 데이터 전송장치 | |
US8164501B2 (en) | Method and system for time interleaved digital to analog conversion for a cable modem | |
US7471753B2 (en) | Serializer clock synthesizer | |
JP2003198648A (ja) | 位相偏移変調方式の変調器 | |
JP4741484B2 (ja) | 複数のクロックシステムに対する自己整列データ路変換装置 | |
US20060107137A1 (en) | Chip testing methods and chips | |
CN113438066B (zh) | 多通道设备和用于多通道设备的信号处理方法 | |
JP2003216271A (ja) | 半導体集積回路 | |
JP2006333150A (ja) | 集積回路装置 | |
US7595673B2 (en) | Clock signal generator | |
US20020193083A1 (en) | Frequency conversion circuit and transmitter | |
EP1821411B1 (en) | Clock signal generator | |
WO2008086895A1 (en) | Clock signal generator | |
JP2561336B2 (ja) | デジタル処理段を備えたテレビジョン受像装置 | |
JP2002169623A (ja) | アナログ/ディジタル混載型半導体集積回路、およびアナログ/ディジタル混載型半導体集積回路におけるクロックの位相調整方法 | |
JP2606094B2 (ja) | 画像サンプリング回路 | |
JPS58194485A (ja) | デイジタル移相回路 | |
JP2000049577A (ja) | ノイズフィルタおよび半導体集積回路 | |
KR20000002891U (ko) | 클럭 및 데이터 복원회로 | |
JPS62195168A (ja) | 半導体集積回路装置 | |
JPH05244131A (ja) | クロック分配方式 | |
JP2000286904A (ja) | デジタル信号処理システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111026 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20120119 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20120124 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120420 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20120704 |