JP2011222024A5 - - Google Patents

Download PDF

Info

Publication number
JP2011222024A5
JP2011222024A5 JP2011092161A JP2011092161A JP2011222024A5 JP 2011222024 A5 JP2011222024 A5 JP 2011222024A5 JP 2011092161 A JP2011092161 A JP 2011092161A JP 2011092161 A JP2011092161 A JP 2011092161A JP 2011222024 A5 JP2011222024 A5 JP 2011222024A5
Authority
JP
Japan
Prior art keywords
sign
booth multiplication
partial product
bit
tree
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011092161A
Other languages
English (en)
Japanese (ja)
Other versions
JP5215433B2 (ja
JP2011222024A (ja
Filing date
Publication date
Priority claimed from US11/356,359 external-priority patent/US7797366B2/en
Application filed filed Critical
Publication of JP2011222024A publication Critical patent/JP2011222024A/ja
Publication of JP2011222024A5 publication Critical patent/JP2011222024A5/ja
Application granted granted Critical
Publication of JP5215433B2 publication Critical patent/JP5215433B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2011092161A 2006-02-15 2011-04-18 ブース乗算方法及びシステムのための電力効率の良い符号拡張 Expired - Fee Related JP5215433B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/356,359 2006-02-15
US11/356,359 US7797366B2 (en) 2006-02-15 2006-02-15 Power-efficient sign extension for booth multiplication methods and systems

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2008555495A Division JP2009527064A (ja) 2006-02-15 2007-02-15 ブース乗算方法及びシステムのための電力効率の良い符号拡張

Publications (3)

Publication Number Publication Date
JP2011222024A JP2011222024A (ja) 2011-11-04
JP2011222024A5 true JP2011222024A5 (https=) 2012-01-19
JP5215433B2 JP5215433B2 (ja) 2013-06-19

Family

ID=38121636

Family Applications (4)

Application Number Title Priority Date Filing Date
JP2008555495A Withdrawn JP2009527064A (ja) 2006-02-15 2007-02-15 ブース乗算方法及びシステムのための電力効率の良い符号拡張
JP2011092161A Expired - Fee Related JP5215433B2 (ja) 2006-02-15 2011-04-18 ブース乗算方法及びシステムのための電力効率の良い符号拡張
JP2011254030A Expired - Fee Related JP5611923B2 (ja) 2006-02-15 2011-11-21 ブース乗算方法及びシステムのための電力効率の良い符号拡張
JP2014109020A Pending JP2014209347A (ja) 2006-02-15 2014-05-27 ブース乗算方法及びシステムのための電力効率の良い符号拡張

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP2008555495A Withdrawn JP2009527064A (ja) 2006-02-15 2007-02-15 ブース乗算方法及びシステムのための電力効率の良い符号拡張

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2011254030A Expired - Fee Related JP5611923B2 (ja) 2006-02-15 2011-11-21 ブース乗算方法及びシステムのための電力効率の良い符号拡張
JP2014109020A Pending JP2014209347A (ja) 2006-02-15 2014-05-27 ブース乗算方法及びシステムのための電力効率の良い符号拡張

Country Status (7)

Country Link
US (1) US7797366B2 (https=)
EP (1) EP1984809A1 (https=)
JP (4) JP2009527064A (https=)
KR (2) KR101086560B1 (https=)
CN (2) CN102279724B (https=)
TW (1) TWI332625B (https=)
WO (1) WO2007095626A1 (https=)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060206311A1 (en) * 2003-07-18 2006-09-14 Sang-Won Jeong System and method of multilingual rights data dictionary
TWI258694B (en) * 2004-04-02 2006-07-21 Ali Corp Method and system for sign extension of multiplier
JP5074425B2 (ja) * 2006-02-15 2012-11-14 クゥアルコム・インコーポレイテッド 拡張された削減ツリー回路構成を有するブース乗算器
US7797366B2 (en) * 2006-02-15 2010-09-14 Qualcomm Incorporated Power-efficient sign extension for booth multiplication methods and systems
US7809783B2 (en) * 2006-02-15 2010-10-05 Qualcomm Incorporated Booth multiplier with enhanced reduction tree circuitry
US20160188327A1 (en) * 2014-12-24 2016-06-30 Elmoustapha Ould-Ahmed-Vall Apparatus and method for fused multiply-multiply instructions
US9917623B1 (en) * 2016-08-01 2018-03-13 Space Systems/Loral, Llc Digital beamforming architecture
US10175946B2 (en) * 2016-09-30 2019-01-08 International Business Machines Corporation Perform sign operation decimal instruction
US10409592B2 (en) * 2017-04-24 2019-09-10 Arm Limited Multiply-and-accumulate-products instructions
US10409604B2 (en) 2017-04-24 2019-09-10 Arm Limited Apparatus and method for performing multiply-and-accumulate-products operations
US10552154B2 (en) 2017-09-29 2020-02-04 Intel Corporation Apparatus and method for multiplication and accumulation of complex and real packed data elements
US10802826B2 (en) 2017-09-29 2020-10-13 Intel Corporation Apparatus and method for performing dual signed and unsigned multiplication of packed data elements
US10664277B2 (en) 2017-09-29 2020-05-26 Intel Corporation Systems, apparatuses and methods for dual complex by complex conjugate multiply of signed words
US10534838B2 (en) 2017-09-29 2020-01-14 Intel Corporation Bit matrix multiplication
US10795676B2 (en) 2017-09-29 2020-10-06 Intel Corporation Apparatus and method for multiplication and accumulation of complex and real packed data elements
US10795677B2 (en) 2017-09-29 2020-10-06 Intel Corporation Systems, apparatuses, and methods for multiplication, negation, and accumulation of vector packed signed values
US10514924B2 (en) 2017-09-29 2019-12-24 Intel Corporation Apparatus and method for performing dual signed and unsigned multiplication of packed data elements
US11074073B2 (en) 2017-09-29 2021-07-27 Intel Corporation Apparatus and method for multiply, add/subtract, and accumulate of packed data elements
US11243765B2 (en) 2017-09-29 2022-02-08 Intel Corporation Apparatus and method for scaling pre-scaled results of complex multiply-accumulate operations on packed real and imaginary data elements
US11256504B2 (en) * 2017-09-29 2022-02-22 Intel Corporation Apparatus and method for complex by complex conjugate multiplication
CN110688087B (zh) * 2019-09-24 2024-03-19 上海寒武纪信息科技有限公司 数据处理器、方法、芯片及电子设备
CN110554854B (zh) * 2019-09-24 2024-05-03 上海寒武纪信息科技有限公司 数据处理器、方法、芯片及电子设备
TWI696947B (zh) 2019-09-26 2020-06-21 中原大學 乘積累加裝置及其方法
JP7317151B2 (ja) * 2020-02-06 2023-07-28 三菱電機株式会社 複素乗算回路
JP7381426B2 (ja) * 2020-03-19 2023-11-15 株式会社東芝 演算回路
US11327718B2 (en) 2020-03-19 2022-05-10 Kabushiki Kaisha Toshiba Arithmetic circuitry for power-efficient multiply-add operations
US11789701B2 (en) 2020-08-05 2023-10-17 Arm Limited Controlling carry-save adders in multiplication
US11868741B2 (en) * 2021-06-17 2024-01-09 Rebellions Inc. Processing element, neural processing device including same, and multiplication operation method using same
CN119512501B (zh) * 2024-11-01 2026-03-17 杭州电子科技大学 一种基于基-4Booth编码和改进Wallace压缩树的乘法器

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4748582A (en) * 1985-06-19 1988-05-31 Advanced Micro Devices, Inc. Parallel multiplier array with foreshortened sign extension
JPS62229439A (ja) * 1986-03-31 1987-10-08 Toshiba Corp 並列乗算器
US4901307A (en) * 1986-10-17 1990-02-13 Qualcomm, Inc. Spread spectrum multiple access communication system using satellite or terrestrial repeaters
US4910701A (en) * 1987-09-24 1990-03-20 Advanced Micro Devices Split array binary multiplication
JPH01116764A (ja) 1987-10-29 1989-05-09 Ricoh Co Ltd 累積加算器
US5150322A (en) * 1990-06-05 1992-09-22 Vlsi Technology, Inc. Mixed-radix serial/parallel multipliers
US5103459B1 (en) * 1990-06-25 1999-07-06 Qualcomm Inc System and method for generating signal waveforms in a cdma cellular telephone system
JP3033212B2 (ja) 1991-01-31 2000-04-17 日本電気株式会社 乗算器
US5220525A (en) 1991-11-04 1993-06-15 Motorola, Inc. Recoded iterative multiplier
JPH06348455A (ja) 1993-06-14 1994-12-22 Matsushita Electric Ind Co Ltd 乗算における丸め込み方法及び乗算回路
JPH0713742A (ja) * 1993-06-25 1995-01-17 Mitsubishi Electric Corp 乗算装置
GB2317978B (en) * 1994-03-02 1998-05-20 Advanced Risc Mach Ltd Electronic multiplying and adding apparatus and method
KR0158647B1 (ko) * 1995-05-22 1998-12-15 윤종용 부호/무부호 수 겸용 곱셈기
US5880985A (en) * 1996-10-18 1999-03-09 Intel Corporation Efficient combined array for 2n bit n bit multiplications
EP0840207A1 (en) 1996-10-30 1998-05-06 Texas Instruments Incorporated A microprocessor and method of operation thereof
JPH10133856A (ja) 1996-10-31 1998-05-22 Nec Corp 丸め機能付き乗算方法及び乗算器
US5928316A (en) * 1996-11-18 1999-07-27 Samsung Electronics Co., Ltd. Fused floating-point multiply-and-accumulate unit with carry correction
TW407245B (en) * 1997-04-30 2000-10-01 Lucent Technologies Inc Method for providing pure carrysave output for muiltiplier
JPH10333885A (ja) 1997-05-30 1998-12-18 Sony Corp 乗算回路
US6183122B1 (en) * 1997-09-04 2001-02-06 Cirrus Logic, Inc. Multiplier sign extension
JPH11134175A (ja) 1997-10-29 1999-05-21 Toshiba Corp 乗加減算器及び演算器
US6463453B1 (en) * 1998-01-12 2002-10-08 Motorola, Inc. Low power pipelined multiply/accumulator with modified booth's recoder
US6157939A (en) * 1998-06-04 2000-12-05 Integrated Device Technology, Inc. Methods and apparatus for generating multiplicative inverse product
US6167422A (en) * 1998-06-19 2000-12-26 Ati International Srl, Beaumont House Booth multiplication structure which selectively integrates the function of either of incrementing or negating with the function of booth multiplication
US6073156A (en) * 1998-06-19 2000-06-06 Ati International Srl Circuit and method for wrap-around sign extension for signed numbers using replacement of most significant bit
JP2000081966A (ja) * 1998-07-09 2000-03-21 Matsushita Electric Ind Co Ltd 演算装置
DE69832985T2 (de) 1998-10-06 2006-08-17 Texas Instruments Inc., Dallas Multiplizier-Akkumulatorschaltungen
US6215584B1 (en) * 1999-05-10 2001-04-10 Jds Uniphase Inc. Input independent tilt free actively gain flattened broadband amplifier
JP3231298B2 (ja) * 1999-08-30 2001-11-19 富士通株式会社 乗算装置
US6353843B1 (en) 1999-10-08 2002-03-05 Sony Corporation Of Japan High performance universal multiplier circuit
JP2002157114A (ja) 2000-11-20 2002-05-31 Hitachi Ltd 乗算器及びそれを搭載した集積回路装置
US7809783B2 (en) * 2006-02-15 2010-10-05 Qualcomm Incorporated Booth multiplier with enhanced reduction tree circuitry
US7797366B2 (en) * 2006-02-15 2010-09-14 Qualcomm Incorporated Power-efficient sign extension for booth multiplication methods and systems
JP5074425B2 (ja) * 2006-02-15 2012-11-14 クゥアルコム・インコーポレイテッド 拡張された削減ツリー回路構成を有するブース乗算器

Similar Documents

Publication Publication Date Title
JP2011222024A5 (https=)
Kumar et al. Design of High Speed 8-bit Vedic Multiplier using Brent Kung Adders
JP5215433B2 (ja) ブース乗算方法及びシステムのための電力効率の良い符号拡張
CN103942028B (zh) 应用在密码技术中的大整数乘法运算方法及装置
EP2435904B1 (en) Integer multiply and multiply-add operations with saturation
US8892621B2 (en) Implementation of negation in a multiplication operation without post-incrementation
CN113946312B (zh) 一种乘法器及算子电路
Gadakh et al. Design and optimization of 16× 16 Bit multiplier using Vedic mathematics
JP2009527060A5 (https=)
EP1984810B1 (en) A booth multiplier with enhanced reduction tree circuitry
CN102253822A (zh) 一种模(2n-3)乘法器
TW200634616A (en) Arithmetic unit of arbitrary precision, operation method for processing data of arbitrary precision and electronic equipment
Jinesh et al. Implementation of 64Bit high speed multiplier for DSP application-based on vedic mathematics
Dixit et al. A parallel pipelined approach to Vedic multiplier for FPGA implementation
Samundiswary et al. Design and analysis of cmos based Dadda multiplier
Patil et al. High speed-low power radix-8 booth decoded multiplier
Kandimalla Rajaneesh A Novel High Performance Implementation of 64 Bit MAC Units and Their Delay Comparison
Kalyani et al. Efficient FPGA Implementation of Radix 8 Partial Product Generator for FIR Filter and MAC Applications
JP2007234005A (ja) リダクションアレイの装置および方法
Rais et al. Design and field programmable gate array implementation of basic building blocks for power-efficient baugh-wooley multipliers
JPH1011418A (ja) 積和演算装置
Bibi et al. Design and analysis of hybrid tree multipliers for reduction of partial products
Sakthivel et al. Low power energy efficient pipelined multiply-accumulate architecture
Gao et al. 256× 256-bit multiplier using multi-granular embedded DSP blocks in FPGAs
Jabłoński et al. The optimization of parallel multiplication